TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83TD510E: What is the potential swing levels of DP83TD510E when linking up with link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TD510E
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Ethernet PHY - Functional Safety FIT Rate, FMD and Pin FMA Reports

    James Lee
    James Lee
    We currently do not have Functional Safety FIT Rate, FMD, and Pin FMA Report available for devices released before DP83TC812.
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What different types of Reset are available on a TI Ethernet PHY?

    David Creger
    David Creger
    There are four different types of resets available on a TI Ethernet PHY, each with it's own use case. Pin Reset: Activated by asserting the Reset pin low. Digital core is reset, link up process will restart. All internal registers will reinitialize…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What is a WUP and how does a CAN transceiver send and receive a WUP on the BUS?

    Chris Ayoub
    Chris Ayoub
    Other Parts Discussed in Thread: TCAN1043A-Q1 Introduction Any CAN transceiver that has an Inhibit (INH) pin will also have a sleep mode. The purpose of the INH pin is to be able to automatically turn off the voltage regulator for your MCU/Board. This…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB935-Q1: FPD-Link Data Rate 3Gbps?

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB935-Q1 Does the DS90UB935-Q1 FPD-Link interface run at 3Gbps or 4Gbps?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB954-Q1: CSI-2 Lanes SER vs. DES

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB954-Q1 Does the number of CSI-2 lanes programmed for 954 need to match the number of input lanes for 953/935?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB953-Q1: Imager Data Rate Support

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB953-Q1 ​​​Can the DS90UB953-Q1 support my imager?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: How to force 10/100/1000 Mbps speed in Ethernet PHYs?

    Evan Mayhew
    Evan Mayhew
    Part Number: DP83867E Other Parts Discussed in Thread: USB-2-MDIO To force a specific speed, auto-negotiation is left enabled while disabling advertisements for all non-desired speeds. The scripts to do this in the USB-2-MDIO interface for the DP83867…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] How to read and write Ethernet PHY registers using a Linux terminal?

    David Creger
    David Creger
    There are several different tools available in a Linux environment to read and write registers on a TI PHY. Several of these options are listed below. MII read: This is the only command which can and must be used in U-boot. Stop the autoboot process…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812S-Q1: How to disable 25MHz clock on clkout pin?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83TC812S-Q1 For DP83TC812S/R and DP83TC814-Q1 if clkout pin is not being used to provide a clock signal to another component, then it is recommended to shut down this clock output and reduce its impact on EM emissions. Clkout's output…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TSB41BA3B-EP: 1394 PHY configuration 0 Locked

    929 views
    4 replies
    Latest over 7 years ago
    by Wade Vonbergen
  • Suggested Answer

    TUSB1210: TUSB1210 0 Locked

    664 views
    3 replies
    Latest over 7 years ago
    by Michael.Walker
  • Answered

    ISO35: ISO35 0 Locked

    1426 views
    9 replies
    Latest over 7 years ago
    by divyanshu bawa
  • Suggested Answer

    DS90UB914A-Q1: one question about the resolution of DS90UB914 0 Locked

    604 views
    6 replies
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Answered

    DS90UB914A-Q1: General Status Register (0x1C) 0 Locked

    1378 views
    2 replies
    Latest over 7 years ago
    by Kenichiro
  • Suggested Answer

    SN65DSI84: DSI-TUNER Display Issue 0 Locked

    658 views
    1 reply
    Latest over 7 years ago
    by Ikechukwu Anyiam
  • Answered

    DS92LV2412: LOCK status lost 0 Locked

    1068 views
    6 replies
    Latest over 7 years ago
    by Ikechukwu Anyiam
  • Answered

    DS92LV2412: Recommended decoupling capacitor value 0 Locked

    1139 views
    5 replies
    Latest over 7 years ago
    by Ikechukwu Anyiam
  • Answered

    DS90UB914A-CXEVM: Power over pair 0 Locked

    1115 views
    4 replies
    Latest over 7 years ago
    by user4646208
  • Answered

    SN65DSI84: compatible and Dual-Link LVDS 0 Locked

    1545 views
    7 replies
    Latest over 7 years ago
    by Ikechukwu Anyiam
  • Suggested Answer

    Linux/SN65DSI84-Q1: No lock issue 0 Locked

    889 views
    1 reply
    Latest over 7 years ago
    by Ikechukwu Anyiam
  • Answered

    SN65LVDS4: SN65LVDS4 - layout and omponents reccomendation for minimal noise floor and phase noise 0 Locked

    960 views
    3 replies
    Latest over 7 years ago
    by Yaser Ibrahim
  • Answered

    SN65LVDS4: SN65LVDS4 - Phase noise and noise floor 0 Locked

    1015 views
    3 replies
    Latest over 7 years ago
    by Yaser Ibrahim
  • Answered

    DP83867IRPAP-EVM: Does a vhdl/verilog functional model exist ? 0 Locked

    523 views
    1 reply
    Latest over 7 years ago
    by Ross Pimentel
  • Suggested Answer

    DP83848M: Inquiry about a thermal pad of DP83848M 0 Locked

    503 views
    1 reply
    Latest over 7 years ago
    by Ross Pimentel
  • Not Answered

    DS90UB914A-Q1: MODE Settling Time 0 Locked

    792 views
    3 replies
    Latest over 7 years ago
    by Palaniappan Manickam
  • Suggested Answer

    DP83822H: Powering the 1.8V AVD Rail 0 Locked

    459 views
    1 reply
    Latest over 7 years ago
    by Ross Pimentel
  • Answered

    DP83TC811S-Q1: common mode choke 0 Locked

    489 views
    1 reply
    Latest over 7 years ago
    by Ross Pimentel
  • Suggested Answer

    DP83822I: Transformerless Ethernet for DP83822I to DP83848K 0 Locked

    1340 views
    3 replies
    Latest over 7 years ago
    by Ross Pimentel
  • Suggested Answer

    HD3SS3220: SS signal polarity 0 Locked

    2797 views
    5 replies
    Latest over 7 years ago
    by Luis Omar Moran
<>