Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Part Number: DP83TD510E
Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC
RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
Part Number: DP83TC812R-Q1
There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode:
RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1
When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
Part Number: DS90UH949-Q1
Hello,
My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions.
Can the HDCP function be disabled? If…
Possible reason can be :
- "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old).
Possible solution to be evaluated :
- Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
RGMII standard asks for the introduction of delay in the clock (RX_CLK/TX_CLK) with respect to the respective data (RX_D*/RX_CTRL or TX_D*/TX_CTRL). This delay can be introduced at the source of the clock or at the receiver side. Following table should…
Other Parts Discussed in Thread: DP83TC811 Ethernet data travels effectively from one MAC to another MAC with two Ethernet PHYs in between. Each of these 4 ICs can have their own reference clocks and crystal attached to each is the usual source of this…
Part Number: DP83867IR Hi Team:
Customer side need our help to find the root cause of DP83867 Communication failure issue from one failed board .
could you please help to take a look at the attached , customer need to know How to enable MII and PCS…
