TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How to Enable DSxxxDFxxx to Lock to Any Data Rate within VCO Range

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Other Parts Discussed in Thread: SIGCONARCHITECT In this example, we use a non-standard data rate - for example 24.33Gbps - and configure register settings to lock to this data rate. Note: Data rate MUST be within the device…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS280DF810: What are register settings to enable prbs generator and checker using a simple divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Using DS280DFxxx or DS250DFxxx we can use a simple divide by 2, 4, or 8 of the data rate clock to generate different prbs pattern at different data rates up to 28Gbps. What are the register settings to make this happen?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS250DF410: How to setup PRBS pattern generation/checker using divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS250DF410 Other Parts Discussed in Thread: SIGCONARCHITECT Using a simple clock, DS250DFxxx and DS280DFxxx can generate different prbs patterns at different data rate up to 28Gbps. To make it very simple, SigconArchitect can be used to achieve…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] PCA9306: Voltage levels translation

    Simon Arthur
    Simon Arthur
    Part Number: PCA9306 To allow proper translation of I2C signals from one voltage reference to another, both the high-level and low-level voltage thresholds need to be translated. However, these threshold voltages are not mentioned in the datasheet of…
    • Answered
    • over 8 years ago
    • Interface
    • Interface forum
<

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    How to get complete TUSB1211 SPEC? 0 Locked

    247 views
    3 replies
    Latest over 11 years ago
    by Diego Cortes
  • Not Answered

    How to control PSW on TUSB1211 0 Locked

    778 views
    5 replies
    Latest over 11 years ago
    by Diego Cortes
  • Answered

    RS485 internal function 0 Locked

    360 views
    3 replies
    Latest over 11 years ago
    by John Griffith
  • Not Answered

    TLK6201 LOS assert/de-assert levels as a function of frequency 0 Locked

    2031 views
    2 replies
    Latest over 11 years ago
    by Alex Davidson
  • Answered

    SN65CML100 for 1.2V CML 0 Locked

    734 views
    4 replies
    Latest over 11 years ago
    by Robert DeFeo
  • Answered

    AM26LV31E/32E / evaluation results 0 Locked

    427 views
    1 reply
    Latest over 11 years ago
    by Ron Michallick
  • Answered

    LMH0031 SDI De-Serialiser Differential Inputs 0 Locked

    393 views
    2 replies
    Latest over 11 years ago
    by Mike Dawson
  • Not Answered

    DS92LX1621 PCLK logic levels 0 Locked

    5065 views
    37 replies
    Latest over 11 years ago
    by Michael Lu (Santa Clara)
  • Answered

    the devices that meet Standard RS422(V.11) 0 Locked

    627 views
    4 replies
    Latest over 11 years ago
    by Ron Michallick
  • Answered

    TUSB7320 - Windows 8 Driver 0 Locked

    699 views
    3 replies
    Latest over 11 years ago
    by Roberto Diaz
  • Not Answered

    DVI-LVDS Bridge - Edge of Screen Video "Repeating" Problems 0 Locked

    781 views
    0 replies
    Started over 11 years ago
    by Ryan Dunwoody
  • Answered

    FPD to Channel Link 0 Locked

    478 views
    2 replies
    Latest over 11 years ago
    by Leonardo Sandler
  • Answered

    TFP401 - Change in Input Clock 0 Locked

    312 views
    1 reply
    Latest over 11 years ago
    by Undrea Fields
  • Answered

    DS90LV012A real operating value of VDD 0 Locked

    355 views
    2 replies
    Latest over 11 years ago
    by masahiko shimizu
  • Answered

    XRT117 - 4-20mA analog output 0 Locked

    627 views
    1 reply
    Latest over 11 years ago
    by Michael Huang3
  • Answered

    TUSB7320 - How to confirm PCIe link status 0 Locked

    588 views
    2 replies
    Latest over 11 years ago
    by Kawai
  • Answered

    TUSB7320 - Wait Time after PERST# = High 0 Locked

    515 views
    2 replies
    Latest over 11 years ago
    by Kawai
  • Not Answered

    TCA9554A 0 Locked

    412 views
    1 reply
    Latest over 11 years ago
    by Brian Berner
  • Not Answered

    clock stretch of DS100RT410 0 Locked

    441 views
    3 replies
    Latest over 11 years ago
    by Michael Hinh
  • Answered

    Clock distribution with SN65LVDS1-SN65LVDS2 0 Locked

    460 views
    3 replies
    Latest over 11 years ago
    by Michael Peffers
<>