TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83TD510E: What is the potential swing levels of DP83TD510E when linking up with link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TD510E
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Ethernet PHY - Functional Safety FIT Rate, FMD and Pin FMA Reports

    James Lee
    James Lee
    We currently do not have Functional Safety FIT Rate, FMD, and Pin FMA Report available for devices released before DP83TC812.
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What different types of Reset are available on a TI Ethernet PHY?

    David Creger
    David Creger
    There are four different types of resets available on a TI Ethernet PHY, each with it's own use case. Pin Reset: Activated by asserting the Reset pin low. Digital core is reset, link up process will restart. All internal registers will reinitialize…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What is a WUP and how does a CAN transceiver send and receive a WUP on the BUS?

    Chris Ayoub
    Chris Ayoub
    Other Parts Discussed in Thread: TCAN1043A-Q1 Introduction Any CAN transceiver that has an Inhibit (INH) pin will also have a sleep mode. The purpose of the INH pin is to be able to automatically turn off the voltage regulator for your MCU/Board. This…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB935-Q1: FPD-Link Data Rate 3Gbps?

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB935-Q1 Does the DS90UB935-Q1 FPD-Link interface run at 3Gbps or 4Gbps?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB954-Q1: CSI-2 Lanes SER vs. DES

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB954-Q1 Does the number of CSI-2 lanes programmed for 954 need to match the number of input lanes for 953/935?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB953-Q1: Imager Data Rate Support

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB953-Q1 ​​​Can the DS90UB953-Q1 support my imager?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: How to force 10/100/1000 Mbps speed in Ethernet PHYs?

    Evan Mayhew
    Evan Mayhew
    Part Number: DP83867E Other Parts Discussed in Thread: USB-2-MDIO To force a specific speed, auto-negotiation is left enabled while disabling advertisements for all non-desired speeds. The scripts to do this in the USB-2-MDIO interface for the DP83867…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] How to read and write Ethernet PHY registers using a Linux terminal?

    David Creger
    David Creger
    There are several different tools available in a Linux environment to read and write registers on a TI PHY. Several of these options are listed below. MII read: This is the only command which can and must be used in U-boot. Stop the autoboot process…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812S-Q1: How to disable 25MHz clock on clkout pin?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83TC812S-Q1 For DP83TC812S/R and DP83TC814-Q1 if clkout pin is not being used to provide a clock signal to another component, then it is recommended to shut down this clock output and reduce its impact on EM emissions. Clkout's output…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TCA9546A: High level Output voltage (VOH) 0 Locked

    271 views
    1 reply
    Latest over 1 year ago
    by Clemens Ladisch
  • Not Answered

    DP83640: Looking at replacing the PHY device inside the TMS570 PN: TMS5704357BZWTQQ1 to a PTP compatible drop in replacement. 0 Locked

    283 views
    5 replies
    Latest over 1 year ago
    by Gerome Cacho
  • Suggested Answer

    TCAN1043A-Q1: RXD pin value across nSTBY and EN states 0 Locked

    275 views
    1 reply
    Latest over 1 year ago
    by Sean Guo
  • Suggested Answer

    DS91M040: DS91M040 multipoint networks 0 Locked

    325 views
    1 reply
    Latest over 1 year ago
    by Amy
  • Suggested Answer

    TCAN1043G-Q1: Is the use of ESD protection devices on CANH and CANL okay? 0 Locked

    199 views
    1 reply
    Latest over 1 year ago
    by Sean Guo
  • Answered

    TCAN1044AV-Q1: The purpose of RS-485 and CAN common voltage 0 Locked

    312 views
    3 replies
    Latest over 1 year ago
    by BOBBY
  • Not Answered

    DS90UB927Q-Q1: About SCL CLK (2) 0 Locked

    224 views
    1 reply
    Latest over 1 year ago
    by Fadi Abdulhameed
  • Answered

    TUSB211A: Does the TUSB211A improve signal integrity when not in USB TEST_PACKET mode? 0 Locked

    259 views
    2 replies
    Latest over 1 year ago
    by Nicholaus_Malone
  • Suggested Answer

    DS110DF1610: Determining which Divider Group settings (0 or 1) actually achieved CDR Lock? 0 Locked

    244 views
    1 reply
    Latest over 1 year ago
    by Lucas Wolter
  • Not Answered

    THVD2412: THVD2412 Technical Query regd connections 0 Locked

    206 views
    5 replies
    Latest over 1 year ago
    by BOBBY
  • Suggested Answer

    DS90UB933-Q1: some questions 0 Locked

    263 views
    1 reply
    Latest over 1 year ago
    by Hamzeh Jaradat
  • Answered

    DS90UB925Q-Q1: Can I use DS90UB925Q (FPD-Link3) → DS90UR124QVSX/NOPB (FPD-Link2)? 0 Locked

    258 views
    1 reply
    Latest over 1 year ago
    by Hamzeh Jaradat
  • Answered

    TUSB211A: Request for TUSB211RPTREVM Schematic and PCB layout 0 Locked

    323 views
    1 reply
    Latest over 1 year ago
    by Ryan Kitto
  • Answered

    TCAN4550EVM: The current issue with tcan4550evm in sleep mode 0 Locked

    263 views
    1 reply
    Latest over 1 year ago
    by Jonathan Nerger
  • Suggested Answer

    TUSB320: ID and CC1/CC2 status after config mode via I2c 0 Locked

    337 views
    3 replies
    Latest over 1 year ago
    by Shane Hauser
  • Suggested Answer

    DP83869HM: question about RGMII-to-SGMII mode 0 Locked

    198 views
    1 reply
    Latest over 1 year ago
    by Gerome Cacho
  • Suggested Answer

    LMG5200: The requirements on LMG5200's HI and LI inputs 0 Locked

    241 views
    3 replies
    Latest over 1 year ago
    by Zachary Soviero
  • Not Answered

    DP83TC812R-Q1: Unable to communicate with processor 0 Locked

    377 views
    8 replies
    Latest over 1 year ago
    by David Creger
  • Answered

    DP83869HM: RJ45 termination using 100 ohm for noise suppression, channel A and B 0 Locked

    454 views
    2 replies
    Latest over 1 year ago
    by Aneesh Kumar Gopalakrishnan
  • Answered

    DS160PT801X16EVM: SigCon 3.0.0.16 for DS160PT801X16EVM bring up 0 Locked

    235 views
    2 replies
    Latest over 1 year ago
    by JIANJIN WU
<>