TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83TD510E: What is the potential swing levels of DP83TD510E when linking up with link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TD510E
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Ethernet PHY - Functional Safety FIT Rate, FMD and Pin FMA Reports

    James Lee
    James Lee
    We currently do not have Functional Safety FIT Rate, FMD, and Pin FMA Report available for devices released before DP83TC812.
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What different types of Reset are available on a TI Ethernet PHY?

    David Creger
    David Creger
    There are four different types of resets available on a TI Ethernet PHY, each with it's own use case. Pin Reset: Activated by asserting the Reset pin low. Digital core is reset, link up process will restart. All internal registers will reinitialize…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What is a WUP and how does a CAN transceiver send and receive a WUP on the BUS?

    Chris Ayoub
    Chris Ayoub
    Other Parts Discussed in Thread: TCAN1043A-Q1 Introduction Any CAN transceiver that has an Inhibit (INH) pin will also have a sleep mode. The purpose of the INH pin is to be able to automatically turn off the voltage regulator for your MCU/Board. This…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB935-Q1: FPD-Link Data Rate 3Gbps?

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB935-Q1 Does the DS90UB935-Q1 FPD-Link interface run at 3Gbps or 4Gbps?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB954-Q1: CSI-2 Lanes SER vs. DES

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB954-Q1 Does the number of CSI-2 lanes programmed for 954 need to match the number of input lanes for 953/935?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB953-Q1: Imager Data Rate Support

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB953-Q1 ​​​Can the DS90UB953-Q1 support my imager?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: How to force 10/100/1000 Mbps speed in Ethernet PHYs?

    Evan Mayhew
    Evan Mayhew
    Part Number: DP83867E Other Parts Discussed in Thread: USB-2-MDIO To force a specific speed, auto-negotiation is left enabled while disabling advertisements for all non-desired speeds. The scripts to do this in the USB-2-MDIO interface for the DP83867…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] How to read and write Ethernet PHY registers using a Linux terminal?

    David Creger
    David Creger
    There are several different tools available in a Linux environment to read and write registers on a TI PHY. Several of these options are listed below. MII read: This is the only command which can and must be used in U-boot. Stop the autoboot process…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812S-Q1: How to disable 25MHz clock on clkout pin?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83TC812S-Q1 For DP83TC812S/R and DP83TC814-Q1 if clkout pin is not being used to provide a clock signal to another component, then it is recommended to shut down this clock output and reduce its impact on EM emissions. Clkout's output…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TCA9548A: TCA9548 control sequence 0 Locked

    542 views
    7 replies
    Latest over 1 year ago
    by Kameron Hill
  • Suggested Answer

    DP83867IR: Restrictions on the PHY CLK input timing 0 Locked

    150 views
    1 reply
    Latest over 1 year ago
    by Evan Mayhew
  • Answered

    SN65C1168E: Should this dual driver/receiver IC be ESD packaged (?) -- customer states part needs to be ESD packaged; p/n SN65C1168EMPWTSEP [also p/n SN65C1168EMPWSEP] 0 Locked

    222 views
    1 reply
    Latest over 1 year ago
    by Parker Dodson
  • Suggested Answer

    TUSB1002: PS8811 replacement check 0 Locked

    271 views
    1 reply
    Latest over 1 year ago
    by David (ASIC) Liu
  • Suggested Answer

    TDP142: spec check 0 Locked

    353 views
    4 replies
    Latest over 1 year ago
    by Vishesh Pithadiya
  • Suggested Answer

    AM26C32: Product recommendation 0 Locked

    204 views
    1 reply
    Latest over 1 year ago
    by Parker Dodson
  • Suggested Answer

    TPD6F202: P2P Alternate for TPD4F202 and TPD6F202 0 Locked

    221 views
    1 reply
    Latest over 1 year ago
    by Josh Prushing
  • Answered

    SN65DP149: Does not copy I2C_SRC to I2C_SNK at startup - unless cable is disconnected and reconnected 0 Locked

    158 views
    1 reply
    Latest over 1 year ago
    by Steven VALSESIA
  • Suggested Answer

    SN65DSI86: SN65DSI86IPAPQ1 0 Locked

    310 views
    9 replies
    Latest over 1 year ago
    by Vishesh Pithadiya
  • Not Answered

    TIC10024-Q1: Voltage at INx Pin of TIC10024-Q1 0 Locked

    515 views
    8 replies
    Latest over 1 year ago
    by Jonathan Nerger
  • Suggested Answer

    TUSB4041I: Minimum Capacitance of VDD(1.1V) rail 0 Locked

    136 views
    1 reply
    Latest over 1 year ago
    by Brian Zhou
  • Suggested Answer

    TCAN1043A-Q1: Silent Mode 0 Locked

    457 views
    2 replies
    Latest over 1 year ago
    by Gyuner Idrizov
  • Answered

    DP83TC812R-Q1: DP83TC812R-Q1 QNX 7.0/7.1 Driver 0 Locked

    499 views
    4 replies
    Latest over 1 year ago
    by Faruk Kilavuz
  • Answered

    DS90UB940-Q1: Any side effect when read Freq counter while normal operation? 0 Locked

    227 views
    2 replies
    Latest over 1 year ago
    by Logan Cummins
  • Not Answered

    TS5USBC400: BGA package layout 0 Locked

    285 views
    4 replies
    Latest over 1 year ago
    by Nicholaus_Malone
  • Not Answered

    Interface forum 0 Locked

    703 views
    29 replies
    Latest over 1 year ago
    by Evan Mayhew
  • Suggested Answer

    [FAQ] DS280DF810: Can I use a signal conditioning device at a lower data rate than its target application? 0 Locked

    531 views
    1 reply
    Latest over 1 year ago
    by Rodrigo Natal
  • Suggested Answer

    DS125DF1610:DS125DF1610 programming guide 0 Locked

    176 views
    1 reply
    Latest over 1 year ago
    by Rodrigo Natal
  • Not Answered

    DS90UB949-Q1: question about DS90UB949-Q1 0 Locked

    245 views
    2 replies
    Latest over 1 year ago
    by Ikram Haque
  • Answered

    XIO2001: MABORT (PCIe) bit set condition 0 Locked

    542 views
    9 replies
    Latest over 1 year ago
    by Clemens Ladisch
<>