TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TVS2701: ESD Protection for revers polarity PMOS 0 Locked

    758 views
    5 replies
    Latest over 2 years ago
    by Sebastian Muriel
  • Not Answered

    TCA9539-Q1: TCA9539-q1 pull up resistor min value 0 Locked

    262 views
    2 replies
    Latest over 2 years ago
    by BOBBY
  • Suggested Answer

    PCA9306: Multiple devices enable with 1 GPIO 0 Locked

    425 views
    7 replies
    Latest over 2 years ago
    by BOBBY
  • Suggested Answer

    LMH0344: I have used the IC LMH0344 and observed the noise 0 Locked

    627 views
    5 replies
    Latest over 2 years ago
    by Nasser Mohammadi
  • Answered

    SN65MLVD2: Max Junct Temp 0 Locked

    199 views
    1 reply
    Latest over 2 years ago
    by Joshua Salinas
  • Suggested Answer

    HD3SS215: [HD3SS215IZQER] Request to share datasheet or package information 0 Locked

    212 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    DS90UB904Q-Q1: Troubleshooting and knowing what resets the PLL 0 Locked

    688 views
    11 replies
    Latest over 2 years ago
    by Hamzeh Jaradat
  • Not Answered

    DP83TG720EVM-MC:How to use UniFlash 0 Locked

    247 views
    3 replies
    Latest over 2 years ago
    by Gerome Cacho
  • Suggested Answer

    DP83TG720S-Q1: Linux Driver of this T1 PHY 0 Locked

    1443 views
    1 reply
    Latest over 2 years ago
    by Gerome Cacho
  • Not Answered

    TUSB7320: Cannot connect USB 2.0 devices 0 Locked

    909 views
    14 replies
    Latest over 2 years ago
    by Brian Zhou
  • Suggested Answer

    DS90UB935-Q1: Application problems of chips 0 Locked

    182 views
    1 reply
    Latest over 2 years ago
    by Hamzeh Jaradat
  • Not Answered

    HD3SS3415: Support need on recommend a mux support usb3.1 and PCIe 3.0 0 Locked

    381 views
    5 replies
    Latest over 2 years ago
    by Brian Zhou
  • Not Answered

    TCAN1145-Q1: EMI EMC report and Performance report of TCAN1145 for 5Mbps operations. 0 Locked

    198 views
    1 reply
    Latest over 2 years ago
    by Eric Schott1
  • Not Answered

    BQ24392: The reason for sometimes detect SDP, not detect CDP 0 Locked

    466 views
    9 replies
    Latest over 2 years ago
    by Brian Zhou
  • Answered

    TUSB8041: input clock requirement, 50-ps p2p or 25-ps after USB 3.0 jitter transfer function 0 Locked

    331 views
    4 replies
    Latest over 2 years ago
    by Brian Zhou
  • Suggested Answer

    TUSB1210: Case Temperature 0 Locked

    191 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TUSB4020BI-Q1: Could you tell me the meaning of PWRCTL_POL in TUSB4020BI-Q1? I don't quite understand the function corresponding to the high and low status of this pin 0 Locked

    261 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Answered

    TS3DV642-Q1: MIPI Mux Implementation 0 Locked

    565 views
    2 replies
    Latest over 2 years ago
    by Mayur M Bharadwaj
  • Not Answered

    TCAN1145-Q1: TCAN1145-Q1 0 Locked

    327 views
    1 reply
    Latest over 2 years ago
    by Eric Schott1
  • Answered

    DS90UB940-Q1: LP11 mode 0 Locked

    398 views
    4 replies
    Latest over 2 years ago
    by Haury Zhou
<>