TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What capacitance should my ESD diode be?

    Ethan Sempsrott
    Ethan Sempsrott
    Other Parts Discussed in Thread: ESD2CANXL24-Q1 , ESD2CAN24-Q1 , ESD2CANFD24-Q1 , ESD122 What should be considered when selecting a diode with parasitic capacitance?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83825I: How to adjust the Output Differential Voltage (VOD) of the DP83825I

    David Creger
    David Creger
    4540.DP83825I VOD Adjustment.pptx
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TG720R-Q1: Why is my SGMII eye measurement distorted?

    Melissa Chang
    Melissa Chang
    Part Number: DP83TG720R-Q1 SGMII signal is high frequency low-voltage differential signal. Both layout design and measurements need to be accurate for good eye diagram capture. Common board design guidelines: 100ohms+/-10% differential traces…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can an ESD diode experience latch-up?

    Ethan Sempsrott
    Ethan Sempsrott
    Other Parts Discussed in Thread: STRIKE Is there a risk of latch-up with ESD diodes? Should this be taken into design consideration?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between TLP and 8/20μs clamping voltages on ESD diode datasheets?

    Ethan Sempsrott
    Ethan Sempsrott
    Other Parts Discussed in Thread: ESD321 , STRIKE What is the TLP clamping voltage, and how is it different compared to the 8/20μs clamping voltage? Take the electrical characteristics for ESD321 as an example:
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] LMH0303: How to Tune LMH0303 LMH0307 Cable Fault detection

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: LMH0303 Other Parts Discussed in Thread: LMH0307 , Background: The LMH0307/3 termination fault detection was never designed to be precise; its purpose is to provide an indication when no cable is connected to the output (near end). The…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB953-Q1: Does this Serializer have failure mode regarding delayed/frozen video transmission?

    Weicheng Li
    Weicheng Li
    Part Number: DS90UB953-Q1 Hi TI expert Can you pls help to confirm if the serializer (DS90UB953)can have Frozen and delayed video output failure modes? If Yes, pls share the safety mechanisms for these failure modes. Thanks Br Weicheng
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] AM6x to DP83867IR: How to read/write register values in DP83867 with addresses above 0x001F?

    Rimika Gupta
    Rimika Gupta
    Part Number: DP83867IR Problem Statement: Hi Expert, How to read/write register values in DP83867 with addresses above 0x001F? Regards
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83826E: How does Strap1 (CLKOUT/LED1) work on DP83826?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83826E DP83826's Strap1 (CLKOUT/LED1) is an internal PU (Pull-up) strap pin. Strapping this high (either by default or external PU) will enable Odd Nibble Detection in the PHY. Strapping this low will disable Odd Nibble Detection as well…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    DS90UB948-Q1: FPD Link and LVDS oLDI output Diagnostics in runtime 0 Locked

    280 views
    4 replies
    Latest over 3 years ago
    by Shubham Jagtap
  • Answered

    DS90UB941AS-Q1: compatible with ds90ur916 (legacy design that can not change) 0 Locked

    306 views
    5 replies
    Latest over 3 years ago
    by Dongbao Zhou
  • Suggested Answer

    TCAN1145-Q1: Can TCAN1145 act as TCAN1043-Q1 under special configuration? 0 Locked

    347 views
    2 replies
    Latest over 3 years ago
    by Ted Xu
  • Answered

    DS90CR288A: Guidance for clock edge 0 Locked

    311 views
    3 replies
    Latest over 3 years ago
    by Logan Cummins
  • Not Answered

    DP83867E: macsec function confirmation 0 Locked

    229 views
    1 reply
    Latest over 3 years ago
    by David Creger
  • Answered

    DP83867IR: About RESET_N state. 0 Locked

    316 views
    1 reply
    Latest over 3 years ago
    by David Creger
  • Not Answered

    DP83TD510E: What registers control the Non-Delay Mode or Integrated Delay Mode of the RGMII-10 interface 0 Locked

    186 views
    1 reply
    Latest over 3 years ago
    by David Creger
  • Not Answered

    TCAN1044A-Q1: CAN communication issue 0 Locked

    236 views
    1 reply
    Latest over 3 years ago
    by Eric Hackett
  • Suggested Answer

    TCAN1043A-Q1: can WAKE support remote signal? 0 Locked

    203 views
    1 reply
    Latest over 3 years ago
    by Eric Hackett
  • Suggested Answer

    THVD1450: THVD1450DR Part marking does not match the datasheet with respect to pin 1 location. 0 Locked

    236 views
    1 reply
    Latest over 3 years ago
    by Clemens Ladisch
  • Suggested Answer

    DS90UB941AS-Q1: panel jitter 0 Locked

    266 views
    6 replies
    Latest over 3 years ago
    by Fadi Abdulhameed
  • Suggested Answer

    SN65LV1224B: Unstable LOCK signal despite quality signals 0 Locked

    550 views
    5 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Suggested Answer

    DS90UB960-Q1: DS90UB960-Q1 : How to do Power Over Coaxial (PoC) 0 Locked

    381 views
    1 reply
    Latest over 3 years ago
    by Logan Cummins
  • Suggested Answer

    DS90UB960-Q1: how to do Power Over Coax circuit simulation/check 0 Locked

    249 views
    3 replies
    Latest over 3 years ago
    by Logan Cummins
  • Suggested Answer

    DS125DF410: Link up and down issue of DS125DF410SQ 0 Locked

    636 views
    10 replies
    Latest over 3 years ago
    by Drew Miller1
  • Suggested Answer

    SN65HVD12: SN65HVD12 fake ? 0 Locked

    276 views
    1 reply
    Latest over 3 years ago
    by Parker Dodson
  • Not Answered

    TLK10031: TLK10031_LINK_ISSUES 0 Locked

    188 views
    2 replies
    Latest over 3 years ago
    by Rodrigo Natal
  • Suggested Answer

    DS34LV86T: Are external termination resistors required across receiver input pins? 0 Locked

    331 views
    2 replies
    Latest over 3 years ago
    by Parker Dodson
  • Suggested Answer

    Galvanic Isolation of 3G-SDI video signal 0 Locked

    476 views
    1 reply
    Latest over 3 years ago
    by Andrew J
  • Answered

    [FAQ] How can I ensure a successful PCIe Gen5 design? 0 Locked

    1746 views
    1 reply
    Latest over 3 years ago
    by Nicholaus_Malone
<>