TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Logic

Logic

Logic forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Logic support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search logic IC content or ask technical support questions on everything from voltage level translation and transceivers to standard logic gates and specialty logic devices. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] Why does my device not switch at VIH or VIL?

    Karan Kotadia
    Karan Kotadia
    Other Parts Discussed in Thread: SN74LVC1G08 FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ What is V IH and V IL ? JEDEC - V IH min is the least positive (most negative) value of high-level input voltage for which operation…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] How do I size pull-up or pull-down resistors?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: SN74AUP1G34 FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ Pull-up and pull-down resistors are required in many logic systems to provide a valid logic state when a wire connected to a CMOS input…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the maximum data rate (or operating frequency) for a logic gate or buffer?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: SN74LVC1G34 , SN74LVC1G79 FAQ: Logic and Voltage Translation > Timing Parameters >> Current FAQ ** NOTE ** This FAQ is in reference to push-pull output devices. Open-drain outputs will inherently have slower operating…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the output voltage (VOH or VOL) when the output current is X or the supply voltage is Y?

    Karan Kotadia
    Karan Kotadia
    FAQ: Logic and Voltage Translation > Output Parameters >> Current FAQ There are circumstances where you might want to know a VOH or VOL Value that is not given. I will describe two cases: If you want VOH for a supply voltage that is not given (for…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] How do the LSF translators work?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: LSF0101 , LSF0002 , LSF0102 , LSF0204 , LSF0204D , LSF0108 , LSF0102-Q1 , LSF0204-Q1 , LSF0108-Q1 FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ The LSF family of translators generates more questions…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] How do I terminate any unused channels of a logic device?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ CMOS Inputs All CMOS inputs must be terminated at either Vcc or Ground. The inputs of a CMOS device are high-impedance. These terminations can be through a resistor (for example…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] Are there voltage level translation / level shifter device recommendations for the industry standard interfaces like GPIO, SPI, UART, I2C, MDIO, RGMII, I2S etc?

    ShreyasRao
    ShreyasRao
    FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ Here are the voltage level translation device recommendations for various industry standard interfaces: Interface Recommended Device 3.6V Maximum 5.5V Maximum…
    • Answered
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the default output of a latched device? (Flip-Flop, latch, register)

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Output Parameters >> Current FAQ Flip-flops, latches, and registers do not have a default state on power up. The output is in an 'unknown' state until data is clocked through. Because of this, SPICE simulation models…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] How does a slow or floating input affect a CMOS device?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ There are two primary issues associated with slow and floating inputs. Not sure what a 'floating input' is? Please see our FAQ: What is a floating input or floating node? (1) Shoot…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] If the OE pin is asserted to maintain Hi-Z at the IO, will it disconnect the internal pull-up resistors in TXS devices?

    ShreyasRao
    ShreyasRao
    FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ Yes, the internal pull-up resistors are disconnected once OE is asserted(to enable High impedance on the IO ports) Additionally, if the device supports Vcc isolation feature …
    • over 6 years ago
    • Logic
    • Logic forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    SN74LV1T125: MOS implementation of SN74LV1T125 0 Locked

    2242 views
    16 replies
    Latest over 7 years ago
    by Raveendra Balireddy
  • Answered

    SN74AUC1G08: SN74AUC1G08 / IBIS model show strange VI characteristics 0 Locked

    581 views
    1 reply
    Latest over 7 years ago
    by Michael J Schultis
  • Answered

    SN74LVT245B: Output Impedance ? 0 Locked

    1257 views
    1 reply
    Latest over 7 years ago
    by Emrys Maier
  • Suggested Answer

    SN74AVC1T45: SN74AVC1T45 HBM ESD 0 Locked

    386 views
    1 reply
    Latest over 7 years ago
    by Michael J Schultis
  • Answered

    SN74LVC14A: Addition 47000pF capacitance at data Input pins 0 Locked

    499 views
    1 reply
    Latest over 7 years ago
    by Michael J Schultis
  • Suggested Answer

    SN74LVC8T245: ibis model for SN74LVC8T245 0 Locked

    1029 views
    2 replies
    Latest over 7 years ago
    by Ryuuichi machida
  • Suggested Answer

    cd4026b: How to use the CD4026B "Ungated C segment" pin 0 Locked

    6808 views
    8 replies
    Latest over 7 years ago
    by Michael J Schultis
  • Suggested Answer

    SN74LVC16T245: SN74LVCxx and HCxxx serial products support Hot plug? 0 Locked

    1659 views
    1 reply
    Latest over 7 years ago
    by Emrys Maier
  • Answered

    SN74LVC125A: Proper Power Sequencing and the Output Voltage 0 Locked

    482 views
    2 replies
    Latest over 7 years ago
    by Josh Corra
  • Suggested Answer

    TXB0104: TXB0104 for SPI interface 0 Locked

    5600 views
    3 replies
    Latest over 7 years ago
    by Michael J Schultis
  • Suggested Answer

    I'd like to design '4-SPI' & '1-Reset' using level shifter. Recommend a suitable part. 0 Locked

    3655 views
    13 replies
    Latest over 7 years ago
    by Emrys Maier
  • Answered

    TXS0108E: About absolute maximum rated 0 Locked

    660 views
    3 replies
    Latest over 7 years ago
    by Emrys Maier
  • Suggested Answer

    LSF0102: about LSF0102 Vref 0 Locked

    917 views
    4 replies
    Latest over 7 years ago
    by Clemens Ladisch
  • Answered

    SN74AVC1T45: DRL package IBIS model 0 Locked

    519 views
    2 replies
    Latest over 7 years ago
    by Taketo Sato
  • Suggested Answer

    TXB0102: TXS0102 doesn't work for I2C interface 0 Locked

    3323 views
    9 replies
    Latest over 7 years ago
    by Michael J Schultis
  • Answered

    SN74LVC4245A: OE during power up 0 Locked

    511 views
    1 reply
    Latest over 7 years ago
    by Emrys Maier
  • Suggested Answer

    SN74LVC1G17: SN74LVC1G17 EOL 0 Locked

    553 views
    1 reply
    Latest over 7 years ago
    by Emrys Maier
  • Suggested Answer

    SN74AHC244: TTL input Voltage compatibility problem 0 Locked

    405 views
    1 reply
    Latest over 7 years ago
    by Emrys Maier
  • Suggested Answer

    TXB0104-Q1: why the waveform of the device distort? 0 Locked

    1887 views
    9 replies
    Latest over 7 years ago
    by Clemens Ladisch
  • Suggested Answer

    SN74AVC4T774: Pin states when no VCCB present 0 Locked

    1807 views
    8 replies
    Latest over 7 years ago
    by Lukasz Przenioslo
<>