TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Processors

Processors

Processors forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Processors support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search processors content or ask technical support questions on Sitara™ processors, digital signal processors (DSP) and automotive processors. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] AM62A7: MMC0 Pull Resistor Requirements

    ROBERT BONINI
    ROBERT BONINI
    Part Number: AM62A7 Other Parts Discussed in Thread: AM6442 This e2e exchange: AM6442: eMMC pull-ups necessary or not? , results in a statement that the AM6442 requires no external pull resistors on the MMC0 interface, and that the processor will provide…
    • Answered
    • over 1 year ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VM: How to generate QNX A72 GPIO interrupt using SW10 on TDA4VM EVM

    KB
    KB
    Part Number: TDA4VM On the TDA4VM EVM, GPIO0_0 is connected to SW10. See TDA4VM EVM User Guide for SW10 location. https://www.ti.com/lit/pdf/spruis4 Can SW10 + GPIO0_0 be used to generate an interrupt on TDA4VM A72, with QNX running?
    • Answered
    • over 1 year ago
    • Processors
    • Processors forum
  • [FAQ] SK-AM62: How to enable SoC_I2C2 on the User Expansion Connector (J3)

    Vaibhav Kumar
    Vaibhav Kumar
    Part Number: SK-AM62 Problem Statement: Customers are facing problems interfacing SoC_I2C2 to external sensors using the User Expansion Connector (J3) . They are having hardware connections by interfacing sensors with EXP_I2C2_SDA and EXP_I2C2_SCL…
    • Answered
    • over 1 year ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VM: Fix: Incorrect functionality of SDL RTI example/test application on SDK 8.6, SDK 9.0 and SDK 9.1

    Josiitaa RL
    Josiitaa RL
    Part Number: TDA4VM In the rti_app_uc(1-4) and the rti_test_app tested on SDK 8.6, 9.0 and 9.1, the interrupt callback is received much before the wait delay in the code sequence. The program does not wait for the callback to be triggered. Observed…
    • Answered
    • over 1 year ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VM: How to enable CAN along with linux on MCU2_1 using Main Domain CAN0 instance.

    Tarun Mukesh Puvvada
    Tarun Mukesh Puvvada
    Part Number: TDA4VM Hello, We need a CAN example which runs on MCU2_1 with freeRTOS OS along with Linux running on A72 with SPL boot flow and also the CAN instance used in CAN example has to be MCAN0( Main domain CAN0). SDK version: 9.1 Regards…
    • Answered
    • over 1 year ago
    • Processors
    • Processors forum
  • [FAQ] AM62A7 / AM62A3 / AM62A1-Q1 / AM62D-Q1: Why is MMC1 powered by two different voltage supplies, VDDSHV0 and VDDSHV5 ?

    Brad Caldwell
    Brad Caldwell
    Part Number: AM62A7 Could you confirm that the voltage domains are correct for the MMC1_SDCD and MMC1_SDWP pins? The datasheet shows both MMC0 and MMC2 as having all member pins bellowing to the same voltage domain. For MMC1 however, the pins are shown…
    • Answered
    • over 1 year ago
    • Processors
    • Processors forum
  • [FAQ] TDA4: How to validate SysConfig PinMux Tool outputs

    Mark L.
    Mark L.
    Other Parts Discussed in Thread: SYSCONFIG , TDA4VH TI’s SysConfig PinMux Tool is a GUI interface which allows the user to select the desired device pin configurations for their system. The SysConfig PinMux Tool outputs customer-selected configurations…
    • Answered
    • over 1 year ago
    • Processors
    • Processors forum
  • [FAQ] AM623: A few more questions about decoupling as I couldn’t find anything in the TI documentation regarding some pins of the AM62X:

    Chris Yorkey
    Chris Yorkey
    Part Number: AM623 Team, A few more questions about decoupling as I couldn’t find anything in the TI documentation regarding some pins of the AM62X: Do the following pins need their own decoupling capacitors (it doesn’t look like the TI EVM had…
    • Answered
    • over 1 year ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VM: How to configure RGMII clock delay on J7 devices?

    Doredla Sudheer Kumar
    Doredla Sudheer Kumar
    Part Number: TDA4VM How to configure RGMII clock delay on J7 devices?
    • Answered
    • over 1 year ago
    • Processors
    • Processors forum
  • [FAQ] Where do the MAC addresses for AM62x and AM64x come from? How do I change the MAC addresses?

    Daolin Qiu
    Daolin Qiu
    Hi TI Expert, I am developing on an AM62x SKEVM and an AM64x EVM and I'm planning on using Ethernet. Where do the MAC addresses associated with the Ethernet interfaces on these EVMs originate from? How do I change the MAC addresses?
    • Answered
    • over 1 year ago
    • Processors
    • Processors forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Threads 197926 Discussions
  • Suggested Answer

    Image Processing Demo modification 0 Locked

    652 views
    3 replies
    Latest over 9 years ago
    by Raja
  • Answered

    AM335x UART hardware flow control issue 0 Locked

    1179 views
    5 replies
    Latest over 9 years ago
    by Guohu Xu38
  • Answered

    Trying to get an ethernet connection with a evm6678 evaluation board. 0 Locked

    1201 views
    6 replies
    Latest over 9 years ago
    by Raja
  • Answered

    Check if pads/pull-ups of bus 1 are properly configured 0 Locked

    2305 views
    5 replies
    Latest over 9 years ago
    by Bernie Chen
  • Answered

    debugging SDRAM interface with TMS320C6746 0 Locked

    3026 views
    25 replies
    Latest over 9 years ago
    by Robert Wolfe
  • Answered

    Problems about DMACHmDSAL and DMACHmDSAU register in demo code csl_i2s_DmaExample.c 0 Locked

    490 views
    1 reply
    Latest over 9 years ago
    by Lalindra Jayatilleke
  • Suggested Answer

    VLAN TAG EGRESS 0 Locked

    854 views
    3 replies
    Latest over 9 years ago
    by Javier Malave-Bonet
  • Answered

    am3354 with 1.35V DDR3 0 Locked

    323 views
    2 replies
    Latest over 9 years ago
    by Geoffrey Lansberry
  • Answered

    DDR Debug Tools for ARM-only Keystone 2 Devices 0 Locked

    625 views
    1 reply
    Latest over 9 years ago
    by Mukul Bhatnagar
  • Not Answered

    Clearing incoming Ethernet messages after receiving. 0 Locked

    392 views
    2 replies
    Latest over 9 years ago
    by Bert Follon
  • Answered

    Beaglebone black qt 4.8.0 SGX Problem 0 Locked

    2221 views
    5 replies
    Latest over 9 years ago
    by umit kayacik
  • Answered

    RTOS object view - Dynamically-created objects missing 0 Locked

    3272 views
    9 replies
    Latest over 9 years ago
    by Robert Cowsill
  • Answered

    How to ensure H.264 encoder is OFF 0 Locked

    309 views
    3 replies
    Latest over 9 years ago
    by Anand Kulkarni71405
  • Answered

    66AK2H12/14 EVM with TSW38J84 0 Locked

    880 views
    4 replies
    Latest over 9 years ago
    by Senthilkumar Srinivasan
  • Not Answered

    AM572x Processor Selection 0 Locked

    685 views
    4 replies
    Latest over 9 years ago
    by Yanko Todorov-XID
  • Not Answered

    C6713B PLLCSR Reserved Bits 2 and 5 are set 0 Locked

    719 views
    3 replies
    Latest over 9 years ago
    by Senthilkumar Srinivasan
  • Suggested Answer

    66AK2L06 JESD Attach to ADC12J4000/DAC38J84 throughput 0 Locked

    480 views
    2 replies
    Latest over 9 years ago
    by Radio-Joe
  • Answered

    Where is the SRIO Interrupt event in the EDMA channel synchronization events of C6678? 0 Locked

    906 views
    3 replies
    Latest over 9 years ago
    by Peter010
  • Answered

    [C6655, PCIe] Is block diagram available for PCIe internal termination logic ? 0 Locked

    2180 views
    4 replies
    Latest over 9 years ago
    by Naoki Kawada
  • Answered

    [C6655, PCIe] Physical AC timing specifications are available ? 0 Locked

    514 views
    7 replies
    Latest over 9 years ago
    by Naoki Kawada
<>