TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 3 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    LMK04828: Reference Clock 0 Locked

    525 views
    4 replies
    Latest over 4 years ago
    by Max Pom
  • Suggested Answer

    LMK04828: reg 0x13e no effect 0 Locked

    310 views
    2 replies
    Latest over 6 years ago
    by Liam Keese
  • Answered

    LMK04828: Regarding LMK04828 automatic mode unvalid 0 Locked

    541 views
    6 replies
    Latest over 1 year ago
    by William Pfennigwerth
  • Answered

    LMK04828: Regarding SYSREF_DIV, DCLKOUTx_DIV values 0 Locked

    944 views
    7 replies
    Latest over 7 years ago
    by lakshmi sumala grandhe
  • Answered

    LMK04828: Register 0x14F issue 0 Locked

    324 views
    1 reply
    Latest over 7 years ago
    by Noel Fung
  • Suggested Answer

    LMK04828: Register read result right after register write 0 Locked

    1124 views
    3 replies
    Latest over 6 years ago
    by Derek Payne
  • Answered

    LMK04828: Register Setting 0 Locked

    706 views
    2 replies
    Latest over 8 years ago
    by KAEDE KUDO
  • Answered

    LMK04828: Register settings for a particular configuration 0 Locked

    680 views
    4 replies
    Latest over 5 years ago
    by Shawn Han
  • Answered

    LMK04828: Request for schematic review 0 Locked

    1575 views
    19 replies
    Latest over 2 years ago
    by Andrew Baek
  • Answered

    LMK04828: Request for schematic review 0 Locked

    736 views
    3 replies
    Latest over 8 years ago
    by Puneet Sareen
  • Suggested Answer

    LMK04828: Require .dll & AMI model file 0 Locked

    272 views
    3 replies
    Latest over 5 years ago
    by Noel Fung
  • Not Answered

    LMK04828: Require Zero Delay Mode configurations 0 Locked

    279 views
    5 replies
    Latest 11 months ago
    by vicente flores prado
  • Answered

    LMK04828: RESET and POWER ON RESET 0 Locked

    636 views
    1 reply
    Latest over 10 years ago
    by Arvind Sridhar
  • Answered

    LMK04828: Reset Behavior 0 Locked

    367 views
    1 reply
    Latest over 1 year ago
    by Andrea Vallenilla
  • Suggested Answer

    LMK04828: Reset Bit and register 0x145 0 Locked

    550 views
    1 reply
    Latest over 8 years ago
    by Puneet Sareen
  • Suggested Answer

    LMK04828: Resetting the divider and generating sysref 0 Locked

    721 views
    3 replies
    Latest over 6 years ago
    by Timothy T
  • Answered

    LMK04828: schematics review 0 Locked

    480 views
    4 replies
    Latest over 1 year ago
    by Derek Payne
  • Suggested Answer

    LMK04828: Shifting in the output frequency of PLL 0 Locked

    380 views
    3 replies
    Latest over 3 years ago
    by Derek Payne
  • Suggested Answer

    LMK04828: Should it be AC coupling or DC coupling for the Clock connections between LMK04828 and FPGA XC7A200T-2FBG676? 0 Locked

    542 views
    1 reply
    Latest over 3 years ago
    by Noel Fung
  • Suggested Answer

    LMK04828: Signal Detect Register 0 Locked

    175 views
    1 reply
    Latest over 6 years ago
    by Timothy T
<>