TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] LMK5B33216: Determining impact of supply voltage noise and PSNR specification on output phase noise

    Timothy T
    Timothy T
    Part Number: LMK5B33216 This covers the math to simulate clock output phase noise noise as a result of voltage supply noise using PSNR and then creating a voltage supply noise mask based on your requirements. How to use PSNR data and input voltage…
    • 4 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?)

    Jennifer Bernal
    Jennifer Bernal
    Part Number: LMK5B33216 [DPLL Training Slides] The What-How of TI DPLLs_share, e2e.pdf
    • 4 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] PLLATINUMSIM-SW: PLL Training Material

    Dean Banerjee
    Dean Banerjee
    Part Number: PLLATINUMSIM-SW Attached is a detailed training on PLL Theory PLL Fundamentals Full Training (Public).pdf
    • 4 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] LMK5B33216: How to choose the loop bandwidth for your PLL

    Timothy T
    Timothy T
    Part Number: LMK5B33216 Here's some information on choosing a loop bandwidth for your PLL to optimize noise performance. The presentation starts with some general theory on noise and PLLs, discusses how to pick loop bandwidth for a "PLL/VCO optimized…
    • 4 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 8 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TPL5010: simulation model needed 0 Locked

    472 views
    1 reply
    Latest over 5 years ago
    by Lane Boyd
  • Answered

    TPL5010: Start-up function 0 Locked

    467 views
    1 reply
    Latest over 6 years ago
    by Rob Rodrigues
  • Suggested Answer

    TPL5010: Start-Up without pulse 0 Locked

    568 views
    2 replies
    Latest over 7 years ago
    by Rob Rodrigues
  • Suggested Answer

    TPL5010: STM6821TWY6F replacement 0 Locked

    280 views
    3 replies
    Latest over 4 years ago
    by Noel Fung
  • Suggested Answer

    TPL5010: Test validation time differences 0 Locked

    902 views
    4 replies
    Latest over 6 years ago
    by Rob Rodrigues
  • Suggested Answer

    TPL5010: the reset signal always output the low pulse when the vdd is 4V 0 Locked

    518 views
    3 replies
    Latest over 7 years ago
    by Lane Boyd
  • Not Answered

    TPL5010: The time I set for 5 minutes takes 9 minutes. 0 Locked

    533 views
    3 replies
    Latest over 1 year ago
    by Noel Fung
  • Not Answered

    TPL5010: The watchdog pulls the reset pin low in advance 0 Locked

    880 views
    1 reply
    Latest over 4 years ago
    by Derek Payne
  • Not Answered

    TPL5010: The watchdog RSTn open drain output fails after few month in operation 0 Locked

    1068 views
    5 replies
    Latest over 6 years ago
    by Lane Boyd
  • Not Answered

    TPL5010: Time intervals setting steps 0 Locked

    382 views
    1 reply
    Latest over 6 years ago
    by Lane Boyd
  • Suggested Answer

    TPL5010: TPL5010 0 Locked

    604 views
    1 reply
    Latest over 7 years ago
    by Lane Boyd
  • Not Answered

    TPL5010: TPL5010 0 Locked

    470 views
    1 reply
    Latest over 1 year ago
    by Noel Fung
  • Suggested Answer

    TPL5010: TPL5010 0 Locked

    590 views
    4 replies
    Latest over 1 year ago
    by Noel Fung
  • Suggested Answer

    TPL5010: TPL5010 0 Locked

    755 views
    1 reply
    Latest over 4 years ago
    by Noel Fung
  • Suggested Answer

    TPL5010: TPL5010 0 Locked

    431 views
    1 reply
    Latest over 1 year ago
    by Noel Fung
  • Answered

    TPL5010: TPL5010 0 Locked

    725 views
    8 replies
    Latest over 1 year ago
    by Michael Srinivasan
  • Answered

    TPL5010: TPL5010 0 Locked

    583 views
    1 reply
    Latest over 7 years ago
    by Lane Boyd
  • Not Answered

    TPL5010: TPL5010 0 Locked

    442 views
    1 reply
    Latest over 4 years ago
    by Noel Fung
  • Answered

    TPL5010: TPL5010 0 Locked

    578 views
    2 replies
    Latest over 5 years ago
    by Lane Boyd
  • Answered

    TPL5010: TPL5010 ADC period calcualtion 0 Locked

    2215 views
    4 replies
    Latest over 8 years ago
    by Mohamad Nizar Kezzo
<>