TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 2 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    LMX2571EVM: The Gerber file provided by tida-00886 does not have the drilling layer file, but only the layer diagram. Could you please provide it? 0 Locked

    393 views
    1 reply
    Latest over 6 years ago
    by Noel Fung
  • Suggested Answer

    LMX2592: How to calculate register values for a target PLL output frequency? 0 Locked

    525 views
    1 reply
    Latest over 6 years ago
    by Noel Fung
  • Answered

    Uart data packet sending from micro is at 19200 kbps and TPS92662 driver is supporting 1000kbps 0 Locked

    474 views
    1 reply
    Latest over 6 years ago
    by James Patterson
  • Suggested Answer

    LMK04828: Multiple RFSoc Clock Tree Synchronization 0 Locked

    5522 views
    3 replies
    Latest over 6 years ago
    by Timothy T
  • Answered

    LMK05028: 2Loop TCXO APLL DCO mode configuration error 0 Locked

    556 views
    5 replies
    Latest over 6 years ago
    by Timothy T
  • Answered

    LMX2615-SP: programming questions 0 Locked

    295 views
    1 reply
    Latest over 6 years ago
    by Noel Fung
  • Suggested Answer

    CDCLVC1102: USED BEFORE FREQUENCY COUNTER MACHINE 0 Locked

    523 views
    2 replies
    Latest over 6 years ago
    by Derek Payne
  • Suggested Answer

    Clock synchronization transceivers - ATCA 0 Locked

    246 views
    1 reply
    Latest over 6 years ago
    by Derek Payne
  • Suggested Answer

    LMX2572: mechanical vibrations can cause spurious interference within 5 kHz of the signal output by the lmx2572. 0 Locked

    920 views
    1 reply
    Latest over 6 years ago
    by Derek Payne
  • Suggested Answer

    CDCLVC1103: Giving input to the CLKIN without VDD suppy 0 Locked

    359 views
    1 reply
    Latest over 6 years ago
    by Derek Payne
  • Answered

    CDCI6214: XIN/XOUT pin name swap compare to old datasheet. 0 Locked

    1004 views
    2 replies
    Latest over 6 years ago
    by Lee Sledjeski
  • Answered

    LMK04610: CTRL_VCXO drive capability 0 Locked

    208 views
    2 replies
    Latest over 6 years ago
    by Kevin Krause
  • Answered

    LMX2594: Setting R57 to recommended value of 0x0020 causes problems with readback, 0x0000 works well 0 Locked

    531 views
    4 replies
    Latest over 6 years ago
    by Ayush Rai33
  • Answered

    LMX2615-SP: Windows 10 0 Locked

    186 views
    1 reply
    Latest over 6 years ago
    by Derek Payne
  • Suggested Answer

    Clock & timing forum 0 Locked

    388 views
    2 replies
    Latest over 6 years ago
    by Derek Payne
  • Not Answered

    BQ32000: the time seconda is not incrementing what ever data i am writing to RTC that dame data iam getting back 0 Locked

    327 views
    1 reply
    Latest over 6 years ago
    by Rob Rodrigues
  • Suggested Answer

    TPL5100: Counter Reset 0 Locked

    352 views
    1 reply
    Latest over 6 years ago
    by Rob Rodrigues
  • Answered

    BQ32002: About the description of super-capacitor 0 Locked

    286 views
    1 reply
    Latest over 6 years ago
    by Rob Rodrigues
  • Suggested Answer

    LMK00334-Q1: can clock buffer output and input in same voltage level ? 0 Locked

    520 views
    3 replies
    Latest over 6 years ago
    by Lane Boyd
  • Suggested Answer

    TPL5010: Test validation time differences 0 Locked

    719 views
    4 replies
    Latest over 6 years ago
    by Rob Rodrigues
<>