TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 1 month ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    LMK03328: LMK03328 I2C access wait time after power up 0 Locked

    542 views
    6 replies
    Latest over 6 years ago
    by Kawai
  • Answered

    LMK03328: GPIO2 and GPIO3 setting 0 Locked

    567 views
    2 replies
    Latest over 6 years ago
    by Kawai
  • Answered

    Need TLC555QDRQ1 to withstand maximum stress Report 0 Locked

    235 views
    2 replies
    Latest over 6 years ago
    by Ron Michallick
  • Suggested Answer

    Bidirectional buffer with Better VOH and VOL 0 Locked

    1054 views
    5 replies
    Latest over 6 years ago
    by Emrys Maier
  • Answered

    LM555: Low pulse generator application 0 Locked

    608 views
    1 reply
    Latest over 6 years ago
    by Ron Michallick
  • Suggested Answer

    LMK00334-Q1: Recommended input CLKin termination for AC coupled HCSL driver 0 Locked

    1777 views
    3 replies
    Latest over 6 years ago
    by Vibhu Vanjari
  • Suggested Answer

    LMK04832: Which signals are required to run USB2ANY adapter? 0 Locked

    468 views
    1 reply
    Latest over 6 years ago
    by Derek Payne
  • Suggested Answer

    CDCLVC1310: Schematic review and The GND connection 0 Locked

    416 views
    1 reply
    Latest over 6 years ago
    by Lane Boyd
  • Answered

    LMK04832: Trying to generate 3.2GHz 0 Locked

    621 views
    5 replies
    Latest over 6 years ago
    by Shawn Han
  • Answered

    Low pulse 0 Locked

    281 views
    1 reply
    Latest over 6 years ago
    by Dylan Hubbard
  • Suggested Answer

    Bidirectional buffer with Better VOH and VOL 0 Locked

    299 views
    1 reply
    Latest over 6 years ago
    by ShreyasRao
  • Answered

    CDC3RL02: Back feeding and 2 devices in parallel 0 Locked

    278 views
    2 replies
    Latest over 6 years ago
    by Sam460
  • Answered

    CDCS504-Q1: Input Jitter Tolerance 0 Locked

    363 views
    1 reply
    Latest over 6 years ago
    by Noel Fung
  • Not Answered

    BQ4802Y: bq4802y 0 Locked

    522 views
    3 replies
    Latest over 6 years ago
    by Lane Boyd
  • Suggested Answer

    LMK03318: Effect of input jitter RMS spec on output jitter RSM spec 0 Locked

    512 views
    7 replies
    Latest over 6 years ago
    by Noel Fung
  • Answered

    LMX2594: DC blocking caps required? 0 Locked

    434 views
    4 replies
    Latest over 6 years ago
    by Hao Z
  • Suggested Answer

    LMX2492: Question about the delay between the frequency rising point and flag rising point 0 Locked

    377 views
    1 reply
    Latest over 6 years ago
    by Dean Banerjee
  • Suggested Answer

    LMX2594: LMX2594 SYSREFREQ pin setup and hold 0 Locked

    561 views
    3 replies
    Latest over 6 years ago
    by Dean Banerjee
  • Answered

    LMK04828: DCLKoutX_MUX configuration 0 Locked

    340 views
    4 replies
    Latest over 6 years ago
    by Todd Rockoff
  • Suggested Answer

    LMX2592: Register 46 Bit 5 MASH_EN 0 Locked

    329 views
    4 replies
    Latest over 6 years ago
    by Hao Z
<>