TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 1 month ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    LMX2594: t1, t2 delay 0 Locked

    441 views
    7 replies
    Latest over 6 years ago
    by Hao Z
  • Answered

    LMK04832EVM: 122.88MHz VCXO Datasheet 0 Locked

    1068 views
    4 replies
    Latest over 6 years ago
    by Timothy T
  • Answered

    NE555: Time delay between the Vout and power supply 0 Locked

    1077 views
    3 replies
    Latest over 6 years ago
    by Ron Michallick
  • Suggested Answer

    Linux: AFE7500 configuration issue 0 Locked

    420 views
    1 reply
    Latest over 6 years ago
    by dzhou
  • Not Answered

    CDCI6214: Is there any reference code for direct write EEPROM 0 Locked

    451 views
    3 replies
    Latest over 6 years ago
    by Noel Fung
  • Suggested Answer

    LMK04828: Deterministic Latency with SYNC and SYSREF 0 Locked

    1552 views
    5 replies
    Latest over 6 years ago
    by Timothy T
  • Suggested Answer

    TPL5010: Generate 0.5 to 1 sec pulse every 1-2 hours 0 Locked

    443 views
    3 replies
    Latest over 6 years ago
    by Rob Rodrigues
  • Answered

    CDCE62002: CDCE62002 AUX_IN 0 Locked

    477 views
    1 reply
    Latest over 6 years ago
    by Noel Fung
  • Answered

    LMK05318EVM: when using external crystal,dpll can't lock 0 Locked

    555 views
    5 replies
    Latest over 6 years ago
    by Shawn Han
  • Answered

    LMX2595EVM: LMX2595EVM 0 Locked

    995 views
    14 replies
    Latest over 6 years ago
    by user5350178
  • Answered

    LMK05318: How to configure device for a jitter cleaner in digital video applications 0 Locked

    429 views
    2 replies
    Latest over 6 years ago
    by user4779049
  • Suggested Answer

    LMK03318: Use LMK03318 as a jitter attenuator 0 Locked

    414 views
    3 replies
    Latest over 6 years ago
    by Noel Fung
  • Answered

    LMX2592EVM: Output and output circuitry of LMX2592EVM 0 Locked

    544 views
    4 replies
    Latest over 6 years ago
    by MFG-Syr
  • Answered

    LMX2581: Designing the PCB trace for output signal 0 Locked

    352 views
    2 replies
    Latest over 6 years ago
    by Pradeepa Senanayake
  • Suggested Answer

    LMK00334-Q1: Recommended input CLKin termination 0 Locked

    550 views
    4 replies
    Latest over 6 years ago
    by Noel Fung
  • Suggested Answer

    CDCE706: Programming the part 0 Locked

    1267 views
    7 replies
    Latest over 6 years ago
    by Noel Fung
  • Suggested Answer

    CDCE906-706PROGEVM: Programming the CDCE706 0 Locked

    756 views
    1 reply
    Latest over 6 years ago
    by Noel Fung
  • Suggested Answer

    CDCE62002: how can i estimate the phase noise when the input is 37.125MHz(LVCMOS),Output is 74.25MHz(LVDS),Icp=3.0mA,BW=663.145kHz 0 Locked

    362 views
    1 reply
    Latest over 6 years ago
    by Noel Fung
  • Answered

    LMK04828: LMK04828 PLL1 does not lock 0 Locked

    927 views
    2 replies
    Latest over 6 years ago
    by Timothy T
  • Suggested Answer

    LMX2492: Question about the TRIG1_MUX/TRIG2_MUX/MUXout_MUX selection 0 Locked

    388 views
    1 reply
    Latest over 6 years ago
    by Dean Banerjee
<>