TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 1 month ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    LMK04806 output blocked at 368Mhz (LVDS) 0 Locked

    2963 views
    18 replies
    Latest over 9 years ago
    by massimo ronchi
  • Answered

    HCSL Buffer input termination 0 Locked

    1656 views
    3 replies
    Latest over 9 years ago
    by Arvind Sridhar
  • Answered

    [ LMX2582 ] Multiplier Setting and Minimum Output Frequency 0 Locked

    1175 views
    3 replies
    Latest over 9 years ago
    by Kenichiro
  • Suggested Answer

    Generating a 50MHz, 3.3v clock signal using a crystal oscillator + schmitt trigger inverter 0 Locked

    1627 views
    2 replies
    Latest over 9 years ago
    by Sailesh Vempaty
  • Answered

    LMX2571 Lock Problem with MULT Setting 0 Locked

    2532 views
    16 replies
    Latest over 9 years ago
    by ufukt
  • Suggested Answer

    LMK03328 LVCMOS output phase 0 Locked

    519 views
    1 reply
    Latest over 9 years ago
    by Tim Chao Li
  • Answered

    LMX2592- Programming using the burst mode in TICS pro 0 Locked

    1488 views
    4 replies
    Latest over 9 years ago
    by Mahesh KC03
  • Not Answered

    LMX2592: PLL switching speed 0 Locked

    3589 views
    17 replies
    Latest over 9 years ago
    by Nathan Moore
  • Suggested Answer

    [CDCLVC1104] CLKIN pin design question 0 Locked

    566 views
    1 reply
    Latest over 9 years ago
    by Tim Chao Li
  • Suggested Answer

    LMX2582 input / output phase relationship 0 Locked

    629 views
    2 replies
    Latest over 9 years ago
    by Dean Banerjee
  • Answered

    About output duty cycle of LMK03318 0 Locked

    874 views
    4 replies
    Latest over 9 years ago
    by Tim Chao Li
  • Suggested Answer

    LMK04828 OSCin as a sin to LVPEC 0 Locked

    800 views
    2 replies
    Latest over 9 years ago
    by Itai Eden1
  • Answered

    LMK00105 - Output duty cycle for single-ended input 0 Locked

    765 views
    2 replies
    Latest over 9 years ago
    by Hiroshi Katsunaga
  • Answered

    LMK04803 PLLs register configuration problem 0 Locked

    595 views
    2 replies
    Latest over 9 years ago
    by Arvind Sridhar
  • Not Answered

    LMX2592 exposed thermal pad dimensions 0 Locked

    495 views
    1 reply
    Latest over 9 years ago
    by Noel Fung
  • Answered

    LMK0010x - Usecase for Vddo 0 Locked

    625 views
    2 replies
    Latest over 9 years ago
    by Hiroshi Katsunaga
  • Suggested Answer

    CDCLVC1102 clock buffer is generating 125MHz with rise and fall time delay 0 Locked

    1043 views
    1 reply
    Latest over 9 years ago
    by Alan O
  • Suggested Answer

    CDCM6208 MSP430 bootloader program 0 Locked

    488 views
    1 reply
    Latest over 9 years ago
    by Alan O
  • Suggested Answer

    questions about LMK04828 device clock output frequency not correct 0 Locked

    841 views
    1 reply
    Latest over 9 years ago
    by Timothy T
  • Answered

    Timing specification of LMC555 0 Locked

    613 views
    1 reply
    Latest over 9 years ago
    by Arvind Sridhar
<>