TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 1 month ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    What is the current consumed by TLC555 when the RESET pin is activated. 0 Locked

    941 views
    4 replies
    Latest over 14 years ago
    by chitprad
  • Answered

    Allowable jitter on CDCE706 sample clock? 0 Locked

    455 views
    1 reply
    Latest over 14 years ago
    by mapefer3
  • Answered

    CDCM61001 clock generator 0 Locked

    449 views
    1 reply
    Latest over 14 years ago
    by Firoj Kabir
  • Not Answered

    Digital Design 0 Locked

    248 views
    1 reply
    Latest over 14 years ago
    by Fritz
  • Answered

    CDCE913 Jitter Problem 0 Locked

    1094 views
    3 replies
    Latest over 14 years ago
    by mapefer3
  • Answered

    bq32000 register problem 0 Locked

    530 views
    2 replies
    Latest over 14 years ago
    by Brad Lambert
  • Answered

    CDCE937 Vctr and I2C pull high power voltage 0 Locked

    491 views
    3 replies
    Latest over 14 years ago
    by mapefer3
  • Answered

    CDCE62005 clock generator problem 0 Locked

    674 views
    6 replies
    Latest over 14 years ago
    by Fritz
  • Answered

    Convert 3.3V clock into 1.2V for DSP clock 0 Locked

    1502 views
    2 replies
    Latest over 14 years ago
    by jun yang46050
  • Answered

    CDCE62005EVM stand alone operation? 0 Locked

    715 views
    2 replies
    Latest over 14 years ago
    by mbssch
  • Discussion

    CDCP1803 - RTH Package Obsolete Locked

    339 views
    0 replies
    Started over 14 years ago
    by Julian Hagedorn
  • Answered

    CDCE62005 application 0 Locked

    364 views
    3 replies
    Latest over 14 years ago
    by Matt Sunna
  • Answered

    Clarification on simultaneous usage of both the VCO's of CDCE62005 device 0 Locked

    381 views
    2 replies
    Latest over 14 years ago
    by Vinay57187
  • Answered

    CDCE706 evaluation module: jitter on reference clock 0 Locked

    950 views
    10 replies
    Latest over 14 years ago
    by Roddy Vann
  • Not Answered

    Clock Generation on DM6467 0 Locked

    658 views
    3 replies
    Latest over 14 years ago
    by Sid
  • Answered

    Clock fail detection for 20 kHz clock? 0 Locked

    378 views
    2 replies
    Latest over 14 years ago
    by Sara Slater
  • Answered

    CDCE62005 output divider duty cycle for odd divider settings 0 Locked

    341 views
    1 reply
    Latest over 15 years ago
    by mapefer3
  • Answered

    VCTCXO for CDCM7005 0 Locked

    884 views
    3 replies
    Latest over 15 years ago
    by Fritz
  • Answered

    Do I need a transmission line at 40MHz? What is the capacitance of the trace? 0 Locked

    573 views
    1 reply
    Latest over 15 years ago
    by Fritz
  • Answered

    Low Jitter clock distribution 0 Locked

    1119 views
    5 replies
    Latest over 15 years ago
    by Fritz
<>