TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TUSB8043A: USB Hub selection 0 Locked

    227 views
    2 replies
    Latest 8 months ago
    by Binahah P
  • Suggested Answer

    TUSB4041I: TUSB4041 behavior when GRSTz is deasserted at the same time as Power-ON 0 Locked

    447 views
    15 replies
    Latest 8 months ago
    by Brian Zhou
  • Suggested Answer

    TUSB4041I: can DP and DM be swapped? 0 Locked

    159 views
    1 reply
    Latest 8 months ago
    by Brian Zhou
  • Answered

    DS250DF410: DS250DF410 design check 0 Locked

    311 views
    4 replies
    Latest 8 months ago
    by Gregory Kobyakov
  • Suggested Answer

    TCAN1145-Q1: Termination Resistor power rating selection 0 Locked

    166 views
    1 reply
    Latest 8 months ago
    by Ethan Sempsrott
  • Not Answered

    THVD1450: RS485 communication fails when multiple slaves 0 Locked

    542 views
    8 replies
    Latest 8 months ago
    by BOBBY
  • Suggested Answer

    DS16F95QML-SP: design guidelines for DS16F95QML-SP when powered at 5V but interfaced with 3.3V MCU + Single event effects test documentation 0 Locked

    186 views
    1 reply
    Latest 8 months ago
    by BOBBY
  • Answered

    LMH1208: LMH1208, Device ID expected: 0x66, but 0x67 is read via spi 0 Locked

    325 views
    10 replies
    Latest 8 months ago
    by J
  • Suggested Answer

    SN65HVD1050-EP: vs Q1 and Ind grade 0 Locked

    176 views
    1 reply
    Latest 8 months ago
    by Michael Ikwuyum
  • Suggested Answer

    SN65HVD1050: High-level output current of the chip receiver 0 Locked

    139 views
    1 reply
    Latest 8 months ago
    by Michael Ikwuyum
  • Answered

    SN65DSI84: Video Splitter application 0 Locked

    240 views
    1 reply
    Latest 8 months ago
    by Ikram Haque
  • Answered

    ESD1LIN24-Q1: S parameter model is required 0 Locked

    243 views
    5 replies
    Latest 8 months ago
    by McKenzie Eaker
  • Suggested Answer

    TCA9517: Junction Temperature 0 Locked

    141 views
    1 reply
    Latest 8 months ago
    by Tyler Townsend
  • Suggested Answer

    DP83826AI: Packet alignment and preamble length 0 Locked

    202 views
    2 replies
    Latest 8 months ago
    by Dom
  • Suggested Answer

    LMH1297: Cable Driver mode – No lock detected on 12G-SDI after reconnecting signal 0 Locked

    787 views
    11 replies
    Latest 8 months ago
    by David (ASIC) Liu
  • Answered

    TCA9539: Questions about absolute maximum ratings 0 Locked

    172 views
    1 reply
    Latest 8 months ago
    by Tyler Townsend
  • Suggested Answer

    TCA6408A: Interface timing requirements 0 Locked

    258 views
    7 replies
    Latest 8 months ago
    by Tyler Townsend
  • Answered

    TCA9511A: I2C level converter IC selection for INA236 0 Locked

    281 views
    3 replies
    Latest 8 months ago
    by Tyler Townsend
  • Answered

    TFP410: Regarding the RGB Signal Routing for TFP410MPAPREP 0 Locked

    164 views
    3 replies
    Latest 8 months ago
    by David (ASIC) Liu
  • Not Answered

    SN65DP159: Question about design 0 Locked

    164 views
    3 replies
    Latest 8 months ago
    by David (ASIC) Liu
<>