TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83TD510E: What is the potential swing levels of DP83TD510E when linking up with link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TD510E
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Ethernet PHY - Functional Safety FIT Rate, FMD and Pin FMA Reports

    James Lee
    James Lee
    We currently do not have Functional Safety FIT Rate, FMD, and Pin FMA Report available for devices released before DP83TC812.
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What different types of Reset are available on a TI Ethernet PHY?

    David Creger
    David Creger
    There are four different types of resets available on a TI Ethernet PHY, each with it's own use case. Pin Reset: Activated by asserting the Reset pin low. Digital core is reset, link up process will restart. All internal registers will reinitialize…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What is a WUP and how does a CAN transceiver send and receive a WUP on the BUS?

    Chris Ayoub
    Chris Ayoub
    Other Parts Discussed in Thread: TCAN1043A-Q1 Introduction Any CAN transceiver that has an Inhibit (INH) pin will also have a sleep mode. The purpose of the INH pin is to be able to automatically turn off the voltage regulator for your MCU/Board. This…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB935-Q1: FPD-Link Data Rate 3Gbps?

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB935-Q1 Does the DS90UB935-Q1 FPD-Link interface run at 3Gbps or 4Gbps?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB954-Q1: CSI-2 Lanes SER vs. DES

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB954-Q1 Does the number of CSI-2 lanes programmed for 954 need to match the number of input lanes for 953/935?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB953-Q1: Imager Data Rate Support

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB953-Q1 ​​​Can the DS90UB953-Q1 support my imager?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: How to force 10/100/1000 Mbps speed in Ethernet PHYs?

    Evan Mayhew
    Evan Mayhew
    Part Number: DP83867E Other Parts Discussed in Thread: USB-2-MDIO To force a specific speed, auto-negotiation is left enabled while disabling advertisements for all non-desired speeds. The scripts to do this in the USB-2-MDIO interface for the DP83867…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] How to read and write Ethernet PHY registers using a Linux terminal?

    David Creger
    David Creger
    There are several different tools available in a Linux environment to read and write registers on a TI PHY. Several of these options are listed below. MII read: This is the only command which can and must be used in U-boot. Stop the autoboot process…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812S-Q1: How to disable 25MHz clock on clkout pin?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83TC812S-Q1 For DP83TC812S/R and DP83TC814-Q1 if clkout pin is not being used to provide a clock signal to another component, then it is recommended to shut down this clock output and reduce its impact on EM emissions. Clkout's output…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    SN65DSI86: part of the display image is distorted 0 Locked

    548 views
    14 replies
    Latest over 1 year ago
    by shlomz
  • Suggested Answer

    TDP142: CEC/I2C-bus translator 0 Locked

    552 views
    5 replies
    Latest over 1 year ago
    by Janz Bai
  • Not Answered

    DP83869HM: Rahul Bhagat 0 Locked

    231 views
    1 reply
    Latest over 1 year ago
    by Evan Mayhew
  • Answered

    TUSB8044A: Does TUSB8044A have any requirements for the host operating system? 0 Locked

    355 views
    4 replies
    Latest over 1 year ago
    by benson luo
  • Answered

    DP83TC811R-Q1: DP83TC811R-Q1 100 BASE-T1 Transmitter Power Spectral Density (ps) 0 Locked

    351 views
    4 replies
    Latest over 1 year ago
    by Kung Poyuan
  • Suggested Answer

    TCAN1043A-Q1: wake PIN question 0 Locked

    327 views
    2 replies
    Latest over 1 year ago
    by qinlei
  • Suggested Answer

    DS90UB941AS-Q1: Resolving the DSI signal correlation problem using TI941 0 Locked

    927 views
    26 replies
    Latest over 1 year ago
    by Ben Dattilo
  • Answered

    DS100RT410: How to disable DFE in DS125DF410 model. 0 Locked

    249 views
    1 reply
    Latest over 1 year ago
    by Lucas Wolter
  • Answered

    DS90UB960-Q1: Rx Buffer error when two cameras are streamed simultaneously 0 Locked

    816 views
    14 replies
    Latest over 1 year ago
    by Hamzeh Jaradat
  • Not Answered

    DP83867IR: Link establishment when all Fast Link Detect modes are default 0 Locked

    247 views
    3 replies
    Latest over 1 year ago
    by Alvaro (Al-vuh-roe) Reyes
  • Suggested Answer

    ESD2CAN24-Q1: Difference between CAN and CAN FD 0 Locked

    673 views
    4 replies
    Latest over 1 year ago
    by McKenzie Eaker
  • Answered

    SN65HVD231: Current draw increases in low power mode. 0 Locked

    299 views
    2 replies
    Latest over 1 year ago
    by Jon Hanson
  • Suggested Answer

    TCAN1146-Q1: The code questions 0 Locked

    266 views
    3 replies
    Latest over 1 year ago
    by Eric Schott1
  • Not Answered

    [FAQ] LMH1297: SDI and Ethernet CDRs eye diagram capture 0 Locked

    451 views
    0 replies
    Started over 1 year ago
    by Nasser Mohammadi
  • Suggested Answer

    TCAN337: 1M spec for bit width 0 Locked

    209 views
    1 reply
    Latest over 1 year ago
    by Eric Schott1
  • Suggested Answer

    ETHERNET-SW: Chipsets for Power over Ethernet 0 Locked

    405 views
    3 replies
    Latest over 1 year ago
    by Melissa Chang
  • Answered

    TCAN1145-Q1: SWE timer 0 Locked

    339 views
    1 reply
    Latest over 1 year ago
    by Eric Schott1
  • Suggested Answer

    DP83TC814S-Q1: Serial Management Timing Issue 0 Locked

    280 views
    6 replies
    Latest over 1 year ago
    by Melissa Chang
  • Suggested Answer

    DS160PR421: DS160PR412 and DS160PR421 IBIS-AMI models 0 Locked

    260 views
    1 reply
    Latest over 1 year ago
    by Nick Peabody
  • Answered

    TIC12400-Q1: Vdd off during sleep mode 0 Locked

    365 views
    3 replies
    Latest over 1 year ago
    by Amy
<>