TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How to Enable DSxxxDFxxx to Lock to Any Data Rate within VCO Range

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Other Parts Discussed in Thread: SIGCONARCHITECT In this example, we use a non-standard data rate - for example 24.33Gbps - and configure register settings to lock to this data rate. Note: Data rate MUST be within the device…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS280DF810: What are register settings to enable prbs generator and checker using a simple divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Using DS280DFxxx or DS250DFxxx we can use a simple divide by 2, 4, or 8 of the data rate clock to generate different prbs pattern at different data rates up to 28Gbps. What are the register settings to make this happen?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS250DF410: How to setup PRBS pattern generation/checker using divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS250DF410 Other Parts Discussed in Thread: SIGCONARCHITECT Using a simple clock, DS250DFxxx and DS280DFxxx can generate different prbs patterns at different data rate up to 28Gbps. To make it very simple, SigconArchitect can be used to achieve…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] PCA9306: Voltage levels translation

    Simon Arthur
    Simon Arthur
    Part Number: PCA9306 To allow proper translation of I2C signals from one voltage reference to another, both the high-level and low-level voltage thresholds need to be translated. However, these threshold voltages are not mentioned in the datasheet of…
    • Answered
    • over 8 years ago
    • Interface
    • Interface forum
<

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    SN65LBC172A Temperature Range 0 Locked

    607 views
    1 reply
    Latest over 10 years ago
    by Miguel Robertson
  • Suggested Answer

    TPL0102 Setting of VDD, VSS, GND 0 Locked

    993 views
    1 reply
    Latest over 10 years ago
    by Jonathan Valdez
  • Answered

    RS485 IC with auto Direction control 0 Locked

    5666 views
    11 replies
    Latest over 10 years ago
    by Eby Jayan
  • Not Answered

    DP83620 Loopback question 0 Locked

    2608 views
    3 replies
    Latest over 10 years ago
    by Patrick OFarrell
  • Answered

    DP83620 PHY in 100baseFX Fiber mode 0 Locked

    714 views
    2 replies
    Latest over 10 years ago
    by gangadhara rao padavala
  • Answered

    TUSB8020B: Schematic for review 0 Locked

    2074 views
    8 replies
    Latest over 10 years ago
    by Rajesh Gupta
  • Answered

    DS92LV2421 75MHz clock rate limit 0 Locked

    377 views
    2 replies
    Latest over 10 years ago
    by Michael Lu (Santa Clara)
  • Answered

    SN75LVDS83B Data not input(D0-D27) 0 Locked

    400 views
    3 replies
    Latest over 10 years ago
    by Diego Cortes
  • Answered

    TUSB9261 can not work in USB 3.0 0 Locked

    389 views
    1 reply
    Latest over 10 years ago
    by Elias Villegas M.
  • Not Answered

    DS90UR905Q Application Questions 0 Locked

    194 views
    0 replies
    Started over 10 years ago
    by Anthony Ward
  • Not Answered

    DS90UB91xQ vs DS90UB91xA 0 Locked

    425 views
    4 replies
    Latest over 10 years ago
    by terpaccount
  • Answered

    Difference between SN65LVPE502 and SN65LVPE502CP 0 Locked

    791 views
    2 replies
    Latest over 10 years ago
    by Shinichi Inoue
  • Not Answered

    DS110DF111 / input voltage for REFCLK_IN 0 Locked

    463 views
    2 replies
    Latest over 10 years ago
    by Toshiyuki
  • Not Answered

    TCK3134 RC and RX_ER assert Conndition 0 Locked

    197 views
    0 replies
    Started over 10 years ago
    by Yoshihiro Okabe
  • Answered

    DS80PCI800 combining 4-level inputs 0 Locked

    454 views
    2 replies
    Latest over 10 years ago
    by Alex Kolesnyk
  • Not Answered

    DP83848 timing from powerup/reset to auto negotiation. 0 Locked

    1472 views
    3 replies
    Latest over 10 years ago
    by Rob Rodrigues
  • Not Answered

    AMI model of ds25dr100 and ds25dr110 0 Locked

    367 views
    1 reply
    Latest over 10 years ago
    by Lee Sledjeski
  • Not Answered

    Designing for DS90UR905Q upgrade to DS90UB925Q-Q1 0 Locked

    201 views
    0 replies
    Started over 10 years ago
    by Anthony Ward
  • Not Answered

    Can we use SN65HVD101/102 on IO Link Master Side 0 Locked

    388 views
    0 replies
    Started over 10 years ago
    by Kevin Wen
  • Answered

    SN65HVDA195-Q1 CAN transceiver with smaller package 0 Locked

    878 views
    3 replies
    Latest over 10 years ago
    by Michael Peffers
<>