TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How to Enable DSxxxDFxxx to Lock to Any Data Rate within VCO Range

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Other Parts Discussed in Thread: SIGCONARCHITECT In this example, we use a non-standard data rate - for example 24.33Gbps - and configure register settings to lock to this data rate. Note: Data rate MUST be within the device…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS280DF810: What are register settings to enable prbs generator and checker using a simple divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Using DS280DFxxx or DS250DFxxx we can use a simple divide by 2, 4, or 8 of the data rate clock to generate different prbs pattern at different data rates up to 28Gbps. What are the register settings to make this happen?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS250DF410: How to setup PRBS pattern generation/checker using divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS250DF410 Other Parts Discussed in Thread: SIGCONARCHITECT Using a simple clock, DS250DFxxx and DS280DFxxx can generate different prbs patterns at different data rate up to 28Gbps. To make it very simple, SigconArchitect can be used to achieve…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] PCA9306: Voltage levels translation

    Simon Arthur
    Simon Arthur
    Part Number: PCA9306 To allow proper translation of I2C signals from one voltage reference to another, both the high-level and low-level voltage thresholds need to be translated. However, these threshold voltages are not mentioned in the datasheet of…
    • Answered
    • over 8 years ago
    • Interface
    • Interface forum
<

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    tlk 1521 logic model 0 Locked

    212 views
    1 reply
    Latest over 1 year ago
    by Drew Miller1
  • Answered

    TLK10034: RX Equalization Settings 0 Locked

    238 views
    3 replies
    Latest over 1 year ago
    by Lucas Wolter
  • Suggested Answer

    TMUXHS221: PCIE reference clock 0 Locked

    272 views
    1 reply
    Latest over 1 year ago
    by Ryan Kitto
  • Not Answered

    BOB SMITH TERMINATION AT PHY SIDE 0 Locked

    2276 views
    6 replies
    Latest over 1 year ago
    by Hillman Lin
  • Answered

    SN55115: Schematic Symbol Clarification 0 Locked

    345 views
    1 reply
    Latest over 1 year ago
    by Parker Dodson
  • Suggested Answer

    DS90UB934-Q1EVM: Does TI have a reference EVM that supports DS90UB934-Q1EVM and can output screen images? 0 Locked

    287 views
    1 reply
    Latest over 1 year ago
    by Justin Phan
  • Suggested Answer

    TCAN1043A-Q1: Delay time inside the chip 0 Locked

    231 views
    1 reply
    Latest over 1 year ago
    by Eric Schott1
  • Answered

    DS320PR1601RSCEVM: GEN 5.0 REDRIVER 0 Locked

    262 views
    3 replies
    Latest over 1 year ago
    by Nasser Mohammadi
  • Answered

    SN75LBC184: LBC184 0 Locked

    539 views
    8 replies
    Latest over 1 year ago
    by Parker Dodson
  • Suggested Answer

    DP83822I: Request for review our schematic part number:DP83822IRHBR 0 Locked

    318 views
    2 replies
    Latest over 1 year ago
    by Gerome Cacho
  • Answered

    DP83869HM: MAC_IMPEDANCE_CTRL = output impedance only? 0 Locked

    204 views
    2 replies
    Latest over 1 year ago
    by Gerome Cacho
  • Not Answered

    DP83620: MDC to MDIO Time Delay Issue 0 Locked

    694 views
    4 replies
    Latest over 1 year ago
    by Gerome Cacho
  • Answered

    SN75DPHY440SS: If output unused 0 Locked

    140 views
    1 reply
    Latest over 1 year ago
    by David (ASIC) Liu
  • Suggested Answer

    DP83867E: How to connect to RJ-45 0 Locked

    309 views
    4 replies
    Latest over 1 year ago
    by Gerome Cacho
  • Suggested Answer

    SN65DSI86: Could you send me the DSI86 EVM PCB layout file. 0 Locked

    234 views
    1 reply
    Latest over 1 year ago
    by Vishesh Pithadiya
  • Answered

    DS320PR1601RSCEVM: GEN 5.0 REDRIVER 0 Locked

    209 views
    1 reply
    Latest over 1 year ago
    by David Waier
  • Suggested Answer

    TUSB1310: Alternative 0 Locked

    410 views
    1 reply
    Latest over 1 year ago
    by Brian Zhou
  • Answered

    PCF8574: PCF8574 I/O output current 0 Locked

    999 views
    7 replies
    Latest over 1 year ago
    by Clemens Ladisch
  • Answered

    ESD1LIN24-Q1: Pin Configuration compare with other 0 Locked

    311 views
    1 reply
    Latest over 1 year ago
    by Clemens Ladisch
  • Answered

    Bridge for SDIO to USB-FS 0 Locked

    885 views
    2 replies
    Latest over 1 year ago
    by David (ASIC) Liu
<>