TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How to Enable DSxxxDFxxx to Lock to Any Data Rate within VCO Range

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Other Parts Discussed in Thread: SIGCONARCHITECT In this example, we use a non-standard data rate - for example 24.33Gbps - and configure register settings to lock to this data rate. Note: Data rate MUST be within the device…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS280DF810: What are register settings to enable prbs generator and checker using a simple divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Using DS280DFxxx or DS250DFxxx we can use a simple divide by 2, 4, or 8 of the data rate clock to generate different prbs pattern at different data rates up to 28Gbps. What are the register settings to make this happen?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS250DF410: How to setup PRBS pattern generation/checker using divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS250DF410 Other Parts Discussed in Thread: SIGCONARCHITECT Using a simple clock, DS250DFxxx and DS280DFxxx can generate different prbs patterns at different data rate up to 28Gbps. To make it very simple, SigconArchitect can be used to achieve…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] PCA9306: Voltage levels translation

    Simon Arthur
    Simon Arthur
    Part Number: PCA9306 To allow proper translation of I2C signals from one voltage reference to another, both the high-level and low-level voltage thresholds need to be translated. However, these threshold voltages are not mentioned in the datasheet of…
    • Answered
    • over 8 years ago
    • Interface
    • Interface forum
<

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    DP83822I: Register configurations required to get 50MHz clock output from PHY to ENET controller 0 Locked

    1383 views
    5 replies
    Latest over 7 years ago
    by Naveen Banad
  • Suggested Answer

    DP83867IR: WOL function 0 Locked

    742 views
    2 replies
    Latest over 7 years ago
    by Rob Rodrigues
  • Suggested Answer

    TPS2546: TPS2546 charge current to Apple iPad device 0 Locked

    1180 views
    3 replies
    Latest over 7 years ago
    by Aramis P. Alvarez
  • Answered

    TPS2513A-Q1: Voltage specification of D± 0 Locked

    507 views
    1 reply
    Latest over 7 years ago
    by Aramis P. Alvarez
  • Suggested Answer

    DS90UB964-Q1: Parity Error Threshold - Optimal Value? 0 Locked

    559 views
    1 reply
    Latest over 7 years ago
    by Davor Glisic
  • Suggested Answer

    TPS65986: TPS65986/HD3SS460 Schematic Review 0 Locked

    1152 views
    4 replies
    Latest over 7 years ago
    by Aramis P. Alvarez
  • Suggested Answer

    UCC5320: Negative Bias with Zener Diode 0 Locked

    2588 views
    7 replies
    Latest over 7 years ago
    by Mateo Begue
  • Not Answered

    DS90UB940-Q1: Smoe of 940s do noy output Test Pattern on MIPI 0 Locked

    497 views
    1 reply
    Latest over 7 years ago
    by Palaniappan Manickam
  • Suggested Answer

    Linux/DP83867CR: Not getting TX_CTRL pulses continuously during ping 0 Locked

    514 views
    1 reply
    Latest over 7 years ago
    by Mitch M
  • Suggested Answer

    LMH0303: SDO output 0 Locked

    747 views
    3 replies
    Latest over 7 years ago
    by Nasser Mohammadi
  • Answered

    SN65DSI84: SN65DSI84 D-PHY Version question 0 Locked

    546 views
    1 reply
    Latest over 7 years ago
    by Joel Jimenez0
  • Suggested Answer

    TUSB3210: EEPROM issue 0 Locked

    1498 views
    7 replies
    Latest over 7 years ago
    by Ren Schackmann
  • Answered

    TCA9534A: To check whether the command is received correctly 0 Locked

    713 views
    1 reply
    Latest over 7 years ago
    by BOBBY
  • Answered

    TUSB321: How do you select the sink voltage? 0 Locked

    1023 views
    6 replies
    Latest over 7 years ago
    by Robert Banks
  • Answered

    TFP74x3 - What is AGING Generator? 0 Locked

    1130 views
    5 replies
    Latest over 7 years ago
    by LeonardEllis
  • Suggested Answer

    TCA9555: TCA9555PWR TSSOP Packing Information 0 Locked

    1419 views
    5 replies
    Latest over 7 years ago
    by fhoude
  • Suggested Answer

    DS90UB924-Q1: DS90UB924+DS90UB927 0 Locked

    890 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Discussion

    DS90UH925AQEVM: CML working principle in FPDlink Locked

    643 views
    2 replies
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    DS90UB947-Q1: Is there some EYE test document and method of DS90UB947, DS90UB948,DS90UB913 and DS90UB964? 0 Locked

    536 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Answered

    DS90UH925Q-Q1: FPDlink signal integrity test method 0 Locked

    805 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
<>