TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    LMH1218EVM: Can't Configure LMH1218 and LMH1219 using Sigcon Architect on Windows 11 0 Locked

    124 views
    4 replies
    Latest 2 months ago
    by Shane Hauser
  • Suggested Answer

    THVD1400V: J1708 interfacing using THVD1400VDRCR 0 Locked

    68 views
    1 reply
    Latest 2 months ago
    by Ethan Sempsrott
  • Not Answered

    TCAN4550: Statistical bring up issue with Linux driver 0 Locked

    89 views
    1 reply
    Latest 2 months ago
    by Jonathan Nerger
  • Not Answered

    TCAN4550: Clarification on Rise/Fall Time vs. Bit Width Requirements 0 Locked

    88 views
    1 reply
    Latest 2 months ago
    by Jonathan Nerger
  • Answered

    DP83848I: Question about T2.14.2 0 Locked

    55 views
    1 reply
    Latest 2 months ago
    by J
  • Suggested Answer

    TUSB2046B: TUSB2046B issues for EFT/B test 0 Locked

    207 views
    9 replies
    Latest 2 months ago
    by Brian Zhou
  • Suggested Answer

    TUSB1002A: Will having Two TUSB1002A in the System "cancel" the switch from TX to RX and Vice Versa when using this linear redriver? 0 Locked

    143 views
    6 replies
    Latest 2 months ago
    by Vishesh Pithadiya
  • Suggested Answer

    TUSB501: TUSB501TDRFRQ1 0 Locked

    264 views
    15 replies
    Latest 2 months ago
    by Vishesh Pithadiya
  • Suggested Answer

    TUSB1044A: Could you please check if there are any issues with the schematic design? 0 Locked

    246 views
    6 replies
    Latest 2 months ago
    by Vishesh Pithadiya
  • Suggested Answer

    TUSB322I: What exactly is System_VBUS refers to and VBUS refers to in the schematic diagram mentioned 0 Locked

    103 views
    3 replies
    Latest 2 months ago
    by Vishesh Pithadiya
  • Suggested Answer

    TUSB212: EQ level 0 Locked

    49 views
    1 reply
    Latest 2 months ago
    by Brian Zhou
  • Suggested Answer

    TCA9534: I2C have a big glitch on data pin (TCA9534) 0 Locked

    111 views
    1 reply
    Latest 2 months ago
    by Tyler Townsend
  • Suggested Answer

    MAX3232: MAX3232IPWR 0 Locked

    52 views
    1 reply
    Latest 2 months ago
    by Ethan Sempsrott
  • Suggested Answer

    TXU0304-Q1: Please review the schematic 0 Locked

    56 views
    1 reply
    Latest 2 months ago
    by Jack Guan
  • Suggested Answer

    DS90UB953-Q1: Firmware Availability for DS90UB953-Q1 & DS90UB954-Q1 Serializer/Deserializer with AM62PX Camera Interface and CSI-2. 0 Locked

    226 views
    5 replies
    Latest 2 months ago
    by Thomas Bejin
  • Suggested Answer

    TCA6416A: Input resistance 0 Locked

    122 views
    5 replies
    Latest 2 months ago
    by Tyler Townsend
  • Suggested Answer

    TCAN1046AV-Q1: How to keep recessive mode 0 Locked

    86 views
    1 reply
    Latest 2 months ago
    by Michael Ikwuyum
  • Suggested Answer

    TCAN1044A-Q1: TCAN1044A-Q1 0 Locked

    91 views
    1 reply
    Latest 2 months ago
    by Michael Ikwuyum
  • Suggested Answer

    LMH1297: Regarding SDI out in CD mode 0 Locked

    75 views
    1 reply
    Latest 2 months ago
    by David (ASIC) Liu
  • Suggested Answer

    TCA6424A: I/O Expander I2C signal sequence and expected return values 0 Locked

    133 views
    5 replies
    Latest 2 months ago
    by Tyler Townsend
<>