TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    DP83869HM: Identifying the PHY address 0 Locked

    434 views
    1 reply
    Latest over 3 years ago
    by David Creger
  • Answered

    DS90UB953-Q1: How to estimate CLKout jitter from N/M configuration?? 0 Locked

    383 views
    1 reply
    Latest over 3 years ago
    by Nicholas Darash
  • Suggested Answer

    TCA9406: VOH_min issue 0 Locked

    268 views
    2 replies
    Latest over 3 years ago
    by Chris Ayoub
  • Suggested Answer

    TPS65987D: Support for sending/receiving VDM messages through the kernel driver . 0 Locked

    567 views
    2 replies
    Latest over 3 years ago
    by Tommy Lin
  • Suggested Answer

    DS90UH949A-Q1: DS90UH949A-Q1 Schematic review / check 0 Locked

    326 views
    6 replies
    Latest over 3 years ago
    by Shu Huang
  • Suggested Answer

    DP83TD510E: RGMII Media Converter Problem 0 Locked

    481 views
    8 replies
    Latest over 3 years ago
    by Gerome Cacho
  • Answered

    TPD6S300: TPD6S300 0 Locked

    509 views
    8 replies
    Latest over 3 years ago
    by Binh Nguyen
  • Answered

    TUSB8020B: Question of IBIS model and Internal/External pull-up/down resister value. 0 Locked

    425 views
    1 reply
    Latest over 3 years ago
    by JMMN
  • Suggested Answer

    DP83TC812S-Q1: Initiate Link in Loopback - Link Status bit 0 Locked

    441 views
    6 replies
    Latest over 3 years ago
    by Gerome Cacho
  • Suggested Answer

    PCA9548A: How to deal with these unused downstream pairs/pins? 0 Locked

    326 views
    2 replies
    Latest over 3 years ago
    by Chris Ayoub
  • Answered

    DS90UB924-Q1EVM: EVM board manual 0 Locked

    403 views
    5 replies
    Latest over 3 years ago
    by Shu Huang
  • Not Answered

    TCAN1042GV-Q1: Signal reception failed 0 Locked

    190 views
    1 reply
    Latest over 3 years ago
    by Eric Schott1
  • Answered

    DS90UH949A-Q1: Searching TI solution 0 Locked

    197 views
    3 replies
    Latest over 3 years ago
    by Casey McCrea
  • Suggested Answer

    TPS65982DMC: TPS65982D configuration tool 0 Locked

    351 views
    2 replies
    Latest over 3 years ago
    by Adam Mc Gaffin
  • Answered

    SN75176B: Can I parallel two RS422/485 transceivers like this? 0 Locked

    3950 views
    7 replies
    Latest over 3 years ago
    by Parker Dodson
  • Suggested Answer

    Kindly suggest me a Voltage monitor 0 Locked

    265 views
    1 reply
    Latest over 3 years ago
    by Masoud Beheshti61
  • Answered

    4 bit SPI interface 0 Locked

    413 views
    6 replies
    Latest over 3 years ago
    by Dylan Hubbard
  • Answered

    DS90UB960-Q1: DS90UB960 ALP profile 0 Locked

    578 views
    2 replies
    Latest over 3 years ago
    by guihui yang
  • Suggested Answer

    DP83TD510E: power on 10base-T1L 0 Locked

    422 views
    1 reply
    Latest over 3 years ago
    by Steffen Graf70
  • Not Answered

    DS90UH949-Q1: How to set the register for External PCLK + internal pattern generator 0 Locked

    286 views
    5 replies
    Latest over 3 years ago
    by Logan Cummins
<>