TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TUSB1042EVM: Layout file 0 Locked

    235 views
    2 replies
    Latest over 3 years ago
    by Jason Ciou
  • Suggested Answer

    TPS65983B: HELP ME !TPS65983B: How to fix the PD test .!!!! 0 Locked

    248 views
    4 replies
    Latest over 3 years ago
    by Kedar_Sirdeshpande
  • Suggested Answer

    TPS65983B: How to fix the PD test . 0 Locked

    178 views
    1 reply
    Latest over 3 years ago
    by Kedar_Sirdeshpande
  • Answered

    TUSB9261: Boot from partition on SATA storage device 0 Locked

    252 views
    5 replies
    Latest over 3 years ago
    by Fujimi Bentley
  • Suggested Answer

    SN65EPT21: Definition of VIH, VIL, VIHCMR and VPP 0 Locked

    1008 views
    3 replies
    Latest over 3 years ago
    by Malik Barton57
  • Answered

    DS90UB913A-Q1: IDX Setting. 0 Locked

    228 views
    3 replies
    Latest over 3 years ago
    by Shruti More
  • Not Answered

    TCA8418: Question about TCA8418RTWR 0 Locked

    292 views
    5 replies
    Latest over 3 years ago
    by BOBBY
  • Suggested Answer

    What is the XDS110 to get latest schematic informations? 0 Locked

    412 views
    4 replies
    Latest over 3 years ago
    by JohnS
  • Suggested Answer

    TLK10232: XAUI to 10GBASE-KR Configuration 0 Locked

    425 views
    7 replies
    Latest over 3 years ago
    by Rodrigo Natal
  • Suggested Answer

    TFP401A: RGB to DVI, lower clock speeds 0 Locked

    277 views
    3 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Answered

    SN65DSI83-Q1: Spread spectrum clocking datasheet spec 0 Locked

    374 views
    5 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Answered

    TCAN1048AV-Q1: TCAN1048AVDRQ1 RTM Date 0 Locked

    259 views
    1 reply
    Latest over 3 years ago
    by Eric Hackett
  • Answered

    TCAN1042H: Maximum value of rise/fall time 0 Locked

    191 views
    1 reply
    Latest over 3 years ago
    by Eric Hackett
  • Suggested Answer

    SN65DSI84-Q1: Connection between debugging and screen, abnormal display in normal mode 0 Locked

    243 views
    3 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Not Answered

    TPD4EUSB30: TPD4EUSB30DQAR: UL/ IEC certification of TPD4EUSB30DQAR 0 Locked

    296 views
    1 reply
    Latest over 3 years ago
    by Matt Smith
  • Suggested Answer

    TFP410: In the single-ended clock input mode,Does IDCK+ need impedance matching? 0 Locked

    230 views
    1 reply
    Latest over 3 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TPIC8101: MSL info of TPIC8101DWR 0 Locked

    237 views
    2 replies
    Latest over 3 years ago
    by Arjun_Prakash
  • Answered

    DP83826E: Does magneticless (capacitive coupled) mode support both BASE10 and BASE100? 0 Locked

    199 views
    1 reply
    Latest over 3 years ago
    by Gerome Cacho
  • Not Answered

    TPS65987D: FMEA 0 Locked

    90 views
    1 reply
    Latest over 3 years ago
    by Adam Mc Gaffin
  • Suggested Answer

    DS90UH949-Q1: Question for DS90UH949 SPI port configuration 0 Locked

    218 views
    1 reply
    Latest over 3 years ago
    by Shu Huang
<>