TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select correct RGMII delay mode for PHY and MAC?

    Vikram Sharma
    Vikram Sharma
    RGMII standard asks for the introduction of delay in the clock (RX_CLK/TX_CLK) with respect to the respective data (RX_D*/RX_CTRL or TX_D*/TX_CTRL). This delay can be introduced at the source of the clock or at the receiver side. Following table should…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select the crystal's ppm specification for an Ethernet system?

    Vikram Sharma
    Vikram Sharma
    Other Parts Discussed in Thread: DP83TC811 Ethernet data travels effectively from one MAC to another MAC with two Ethernet PHYs in between. Each of these 4 ICs can have their own reference clocks and crystal attached to each is the usual source of this…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867IR: DP83867 digital loopback fail, how to set MII and PCS loopback

    Richard Yang1
    Richard Yang1
    Part Number: DP83867IR Hi Team: Customer side need our help to find the root cause of DP83867 Communication failure issue from one failed board . could you please help to take a look at the attached , customer need to know How to enable MII and PCS…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] RGMII Timing - Align and Shift mode

    Gokul Koraganji
    Gokul Koraganji
    Definitions: TX_DATA[3:0], TX_CLK (naming of TI Ethernet PHYs) are transmitted by the MAC/(Repeater PHY) and RX_DATA[3:0], RX_CLK (naming of TI Ethernet PHYs) are transmitted by Ethernet PHY. S.No Mode Definition 1 PHY: RX Align…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    SN65HVD70: Kindly advise on Termination Resistor required or not? 0 Locked

    1225 views
    23 replies
    Latest over 3 years ago
    by Naveen K1
  • Not Answered

    SN65HVD3080E: Signal attenuation fail-safe circuits for RS-485 0 Locked

    654 views
    10 replies
    Latest over 3 years ago
    by Hao L
  • Answered

    DP83TD510E: Calculated SNR values from DP83TD510E seem high 0 Locked

    742 views
    16 replies
    Latest over 3 years ago
    by Kallikuppa Sreenivasa
  • Suggested Answer

    TCAN1044V: Using the TCAN1044V as a CAN extender 0 Locked

    379 views
    1 reply
    Latest over 3 years ago
    by Eric Schott1
  • Answered

    TCA9517: About TCA9517 Vlo-Vilc 0 Locked

    448 views
    1 reply
    Latest over 3 years ago
    by BOBBY
  • Not Answered

    SN65HVD72: SN65HVD72 0 Locked

    361 views
    1 reply
    Latest over 3 years ago
    by Eric Schott1
  • Suggested Answer

    DS90UB953-Q1: delay on lane 2 0 Locked

    1564 views
    25 replies
    Latest over 3 years ago
    by Nicholas Darash
  • Suggested Answer

    TFP401A-Q1: Support for HDMI 0 Locked

    347 views
    3 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Suggested Answer

    DP83TC811S-Q1: 100base-T1 to 100base-TX conversion with hardware 0 Locked

    682 views
    3 replies
    Latest over 3 years ago
    by David Creger
  • Suggested Answer

    DP83822I: Standalone DP83822i PHY 0 Locked

    509 views
    1 reply
    Latest over 3 years ago
    by Hillman Lin
  • Answered

    SN65DP159: Power Sequence 0 Locked

    306 views
    4 replies
    Latest over 3 years ago
    by Yoav Benita
  • Answered

    TPD3S716-Q1: TPD3S716 0 Locked

    293 views
    2 replies
    Latest over 3 years ago
    by Bob Ma
  • Answered

    TUSB2077A: About Lead Frame. 0 Locked

    296 views
    5 replies
    Latest over 3 years ago
    by JMMN
  • Answered

    TPS65982: TPS65982 not detecting USB Connection 0 Locked

    2352 views
    22 replies
    Latest over 3 years ago
    by Christodulos Tsongas
  • Answered

    HD3SS3220: Layout file and impedance of ID pin 0 Locked

    283 views
    3 replies
    Latest over 3 years ago
    by Malik Barton57
  • Answered

    Power over Data Lines 0 Locked

    344 views
    2 replies
    Latest over 3 years ago
    by Danilo A.
  • Answered

    DS26F31MQML-SP: Dummy Package? 0 Locked

    1651 views
    3 replies
    Latest over 3 years ago
    by Furkan Fehmi Sefiloglu
  • Suggested Answer

    SN65LVDT388A: Pin compatible part with active fail-safe 0 Locked

    779 views
    6 replies
    Latest over 3 years ago
    by Clemens Ladisch
  • Answered

    DP83TG721 0 Locked

    1520 views
    2 replies
    Latest over 3 years ago
    by Viktor Gerlach
  • Answered

    DP83867IR: Rise time spec of REST_N signal 0 Locked

    581 views
    21 replies
    Latest over 3 years ago
    by Tadashi Kosaka
<>