TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How to Enable DSxxxDFxxx to Lock to Any Data Rate within VCO Range

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Other Parts Discussed in Thread: SIGCONARCHITECT In this example, we use a non-standard data rate - for example 24.33Gbps - and configure register settings to lock to this data rate. Note: Data rate MUST be within the device…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS280DF810: What are register settings to enable prbs generator and checker using a simple divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Using DS280DFxxx or DS250DFxxx we can use a simple divide by 2, 4, or 8 of the data rate clock to generate different prbs pattern at different data rates up to 28Gbps. What are the register settings to make this happen?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS250DF410: How to setup PRBS pattern generation/checker using divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS250DF410 Other Parts Discussed in Thread: SIGCONARCHITECT Using a simple clock, DS250DFxxx and DS280DFxxx can generate different prbs patterns at different data rate up to 28Gbps. To make it very simple, SigconArchitect can be used to achieve…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] PCA9306: Voltage levels translation

    Simon Arthur
    Simon Arthur
    Part Number: PCA9306 To allow proper translation of I2C signals from one voltage reference to another, both the high-level and low-level voltage thresholds need to be translated. However, these threshold voltages are not mentioned in the datasheet of…
    • Answered
    • over 8 years ago
    • Interface
    • Interface forum
<

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DS90UB941AS-Q1: FPD-Link chip pairing 0 Locked

    234 views
    1 reply
    Latest over 3 years ago
    by Ben Dattilo
  • Answered

    ONET4291VA: Searching TI solution 0 Locked

    226 views
    4 replies
    Latest over 3 years ago
    by Nasser Mohammadi
  • Not Answered

    DS90UR910-Q1: LOCK and PASS status in fault state 0 Locked

    203 views
    1 reply
    Latest over 3 years ago
    by Casey McCrea
  • Answered

    DS125DF111: HOW TO SET MAXIM CTLE SETTING IN 1.25Gbps 0 Locked

    313 views
    5 replies
    Latest over 3 years ago
    by Drew Miller1
  • Not Answered

    SN65DSI86EVM: Facing issue with SN65DSI86EVM i2C port 0 Locked

    365 views
    8 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Answered

    TPD4E1U06: Question Asking 0 Locked

    329 views
    4 replies
    Latest over 3 years ago
    by Jason Ciou
  • Answered

    DS90C185: Working with ILI9881C and low power mode 0 Locked

    992 views
    3 replies
    Latest over 3 years ago
    by Hamzeh Jaradat
  • Answered

    TUSB211: About serial connect for 12m cable 0 Locked

    553 views
    11 replies
    Latest over 3 years ago
    by Malik Barton57
  • Suggested Answer

    TUSB8043: realize USB3.0 0 Locked

    190 views
    2 replies
    Latest over 3 years ago
    by Malik Barton57
  • Suggested Answer

    AM26C31: fault protection meaning in AM26C31 and other RS3485 transceivers 0 Locked

    645 views
    13 replies
    Latest over 3 years ago
    by Hao L
  • Answered

    DS25BR120: LVDS Input common mode voltage when ac coupling 0 Locked

    263 views
    2 replies
    Latest over 3 years ago
    by Kazuhiko Hirano
  • Answered

    SN65DP159: Two lanes Display port input to HDMI output 0 Locked

    217 views
    1 reply
    Latest over 3 years ago
    by David (ASIC) Liu
  • Answered

    DP83TC811R-Q1: Can we left the XI XO no connection with any XTAL while using the RGMII mode? 0 Locked

    192 views
    1 reply
    Latest over 3 years ago
    by Kallikuppa Sreenivasa
  • Suggested Answer

    SN65HVD230: R-pin output voltage vs output current 0 Locked

    217 views
    1 reply
    Latest over 3 years ago
    by Eric Schott1
  • Suggested Answer

    TCAN1042HGV-Q1: Request a schematic review 0 Locked

    267 views
    1 reply
    Latest over 3 years ago
    by Eric Schott1
  • Answered

    DS125BR820: P2P Device Consult 0 Locked

    306 views
    3 replies
    Latest over 3 years ago
    by Drew Miller1
  • Answered

    2xUSB2.0 to USB3.0 Hub 0 Locked

    200 views
    2 replies
    Latest over 3 years ago
    by Iñigo Monge
  • Answered

    TUSB8041-Q1: Schematics of TUSB8041-Q1 0 Locked

    415 views
    2 replies
    Latest over 3 years ago
    by Zoey Wu
  • Answered

    DP83869HM: TDR Details 0 Locked

    648 views
    10 replies
    Latest over 3 years ago
    by Parth Shah
  • Suggested Answer

    SN65DSI86-Q1: design guideline 0 Locked

    240 views
    3 replies
    Latest over 3 years ago
    by David (ASIC) Liu
<>