TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    SN65DPHY440SS: Using for MIPI 8lane of Camera Image Sensor 0 Locked

    837 views
    4 replies
    Latest over 4 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TUSB8020B-Q1: When linux start finish. There are too many dmesg with usb port which hub attached. 0 Locked

    818 views
    5 replies
    Latest over 4 years ago
    by Malik Barton57
  • Answered

    Product recommendation inquiry 0 Locked

    251 views
    4 replies
    Latest over 4 years ago
    by Malik Barton57
  • Answered

    SN75DP139: DP++ to DP and HDMI conversion 0 Locked

    900 views
    10 replies
    Latest over 4 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN75DP159: Schematics Review 0 Locked

    345 views
    5 replies
    Latest over 4 years ago
    by David (ASIC) Liu
  • Suggested Answer

    MAX232: data rate when C1 = C2 = 0.085uF 0 Locked

    373 views
    4 replies
    Latest over 4 years ago
    by Clemens Ladisch
  • Suggested Answer

    DS90UB934-Q1: MAP results 0 Locked

    316 views
    7 replies
    Latest over 4 years ago
    by Hamzeh Jaradat
  • Suggested Answer

    DS90UB947-Q1: Two serializers connected to the same LVDS input? 0 Locked

    365 views
    11 replies
    Latest over 4 years ago
    by Hamzeh Jaradat
  • Answered

    TPS65987DDK: PD - Ending up in Hard_Reset message negotiating DisplayPort Alt Mode 0 Locked

    423 views
    1 reply
    Latest over 4 years ago
    by Christian Duenki
  • Answered

    TPS25750: Can we use TPS25750+BQ25730 for an integrated battery charging? 0 Locked

    891 views
    4 replies
    Latest over 4 years ago
    by TONG TONG
  • Not Answered

    TL16C2552: difference of interrupt behavior between TL16C2552 and PC16552 0 Locked

    328 views
    3 replies
    Latest over 4 years ago
    by BOBBY
  • Answered

    DP83826E: Link loss after successful autonegotiation completed +1 Locked

    539 views
    9 replies
    Latest over 4 years ago
    by Andrea Tessadri
  • Answered

    Do TI have any solution to evaluate 40GBASE-KR4? 0 Locked

    277 views
    3 replies
    Latest over 4 years ago
    by Kallikuppa Sreenivasa
  • Suggested Answer

    TMUXHS4212: Mux/Demux Switch for PCIe Gen2.0 Data and Reference Clock 0 Locked

    883 views
    3 replies
    Latest over 4 years ago
    by Brian Zhou
  • Answered

    TPS25750: GPIO as plug in detections 0 Locked

    146 views
    2 replies
    Latest over 4 years ago
    by Jim Tseng
  • Suggested Answer

    Link cannot be established once the fiber cable is disconnected and connected again 0 Locked

    319 views
    3 replies
    Latest over 4 years ago
    by Kallikuppa Sreenivasa
  • Answered

    TCAN1144-Q1: Question of TCAN1145-Q1 0 Locked

    460 views
    7 replies
    Latest over 4 years ago
    by Jimmy Lai
  • Suggested Answer

    DP83TG720R-Q1: change from RJ45 Gigalane to the 1000Base-T 0 Locked

    287 views
    3 replies
    Latest over 4 years ago
    by Kallikuppa Sreenivasa
  • Suggested Answer

    TCA9555:I2C rise/fall time requirement 0 Locked

    784 views
    2 replies
    Latest over 4 years ago
    by BOBBY
  • Answered

    DP83TD510E: design spec or notes for DP83TD510E 0 Locked

    318 views
    3 replies
    Latest over 4 years ago
    by Kallikuppa Sreenivasa
<>