TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    THVD2450: Entries clamp 0 Locked

    176 views
    3 replies
    Latest 5 months ago
    by Louca Tolosa
  • Answered

    TCA9548A: different pull up voltage 0 Locked

    146 views
    2 replies
    Latest 5 months ago
    by Oscar Rivera
  • Answered

    SN65DP141: EVM Schematic and PCB design file questions 0 Locked

    215 views
    4 replies
    Latest 5 months ago
    by Lu Tian
  • Suggested Answer

    DP83867E: Question about TI_DP83867ISRGZ Ethernet PHY magnetic connections 0 Locked

    305 views
    5 replies
    Latest 5 months ago
    by David (ASIC) Liu
  • Not Answered

    [FAQ] LMH1239: SDI Layout Suggestions 0 Locked

    262 views
    0 replies
    Started 5 months ago
    by Nick Peabody
  • Suggested Answer

    SN65LBC174A:Thermal information for SN65LBC174A16DWR 0 Locked

    124 views
    3 replies
    Latest 5 months ago
    by BOBBY
  • Not Answered

    TRS3232E: conformal Dip Coating Failure of the ic during program loading using usb rs232 converter 0 Locked

    276 views
    2 replies
    Latest 5 months ago
    by BOBBY
  • Suggested Answer

    DS280BR820: ds280br820 0 Locked

    199 views
    6 replies
    Latest 5 months ago
    by Drew Miller1
  • Not Answered

    THVD2450: Higher voltage clamp during transient surge 0 Locked

    249 views
    3 replies
    Latest 5 months ago
    by BOBBY
  • Suggested Answer

    TCAN1145-Q1: CAN physical layer test found that the signal symmetry test failed 0 Locked

    230 views
    8 replies
    Latest 5 months ago
    by Eric Schott1
  • Suggested Answer

    TCAN1145-Q1: question about TCAN1145-Q1 0 Locked

    150 views
    1 reply
    Latest 5 months ago
    by Eric Hackett
  • Suggested Answer

    DS16F95QML: IBIS Model 0 Locked

    79 views
    1 reply
    Latest 5 months ago
    by BOBBY
  • Answered

    DP83867IR: Programmable Delay for RX and TX Clock 0 Locked

    177 views
    1 reply
    Latest 5 months ago
    by Evan Mayhew
  • Not Answered

    TPD4E6B06: Footpint unable to extract after running script in altium 0 Locked

    127 views
    3 replies
    Latest 5 months ago
    by Sebastian Muriel
  • Suggested Answer

    DP83TG720S-Q1: DP83TG720S-Q1 PMA test:Transmitter distortion、PSD and power level test fail 0 Locked

    132 views
    1 reply
    Latest 5 months ago
    by Evan Su
  • Suggested Answer

    SN65DSI84-Q1: The DSI data CRC error detection mechanism and the potential causes in the DSI source 0 Locked

    444 views
    17 replies
    Latest 5 months ago
    by Jack Scherlag
  • Answered

    DP83TD510E: Link delay and frame-to-frame jitter 0 Locked

    147 views
    1 reply
    Latest 6 months ago
    by Vivaan Jaiswal
  • Suggested Answer

    THVD4411: Design Questions 0 Locked

    118 views
    1 reply
    Latest 6 months ago
    by Eric Hackett
  • Not Answered

    DP83867IS: DP83867IS: DP83867ISRGZ issue 0 Locked

    138 views
    3 replies
    Latest 6 months ago
    by David (ASIC) Liu
  • Not Answered

    TUSB212: TUSB212 lead to QC charging fail 0 Locked

    247 views
    11 replies
    Latest 6 months ago
    by Ryan Kitto
<>