TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TPS65987EVM: PD negotiation is failed when using short Type-C cable 0 Locked

    475 views
    8 replies
    Latest over 5 years ago
    by K.Yaita
  • Suggested Answer

    TPS65987DDJ: Asking for the TPS65987 design review 0 Locked

    410 views
    7 replies
    Latest over 5 years ago
    by Kevin-Cheng
  • Not Answered

    DP83869HM: Ethernet MAC using SGMII with 1.5V PCML to/from DP83869HM with 2.5V I/O to control a 1000BASE-T connector. How to convert between the 2 signalling standards? 0 Locked

    625 views
    4 replies
    Latest over 5 years ago
    by Cecilia Reyes
  • Answered

    TCAN1042GV-Q1: Vio pin connection when 5V logic levels are needed 0 Locked

    244 views
    1 reply
    Latest over 5 years ago
    by Miguel Robertson
  • Answered

    SN65DSI83: Convert DSI to RGB888 0 Locked

    1543 views
    4 replies
    Latest over 5 years ago
    by Art Mecina
  • Not Answered

    TFP401: Using compatible (?) LCD screen 0 Locked

    536 views
    1 reply
    Latest over 5 years ago
    by Ikechukwu Anyiam
  • Suggested Answer

    SN65LVDS105: Minimizing EMI radiation on output pins 0 Locked

    405 views
    3 replies
    Latest over 5 years ago
    by Ikechukwu Anyiam
  • Not Answered

    DS90LV004: DS90LV004 0 Locked

    218 views
    1 reply
    Latest over 5 years ago
    by Ikechukwu Anyiam
  • Not Answered

    DP83822IF: Low Clock 0 Locked

    156 views
    3 replies
    Latest over 5 years ago
    by Geet Modi
  • Suggested Answer

    DP83822H: connection with optical module 0 Locked

    199 views
    1 reply
    Latest over 5 years ago
    by Geet Modi
  • Suggested Answer

    DS90UB941AS-Q1: Cable requirement of 941 0 Locked

    296 views
    1 reply
    Latest over 5 years ago
    by Charley Cai
  • Answered

    TRS232E: What happens if the TRS232E device is connected to 100nF capacitors instead of the recommended 1uF? 0 Locked

    433 views
    3 replies
    Latest over 5 years ago
    by USO
  • Answered

    DS90UB949-Q1: Power over Coax compatibility 0 Locked

    435 views
    6 replies
    Latest over 5 years ago
    by Alex Hegyi
  • Suggested Answer

    DS250DF810: ds250df810 0 Locked

    281 views
    1 reply
    Latest over 5 years ago
    by Nasser Mohammadi
  • Suggested Answer

    DS250DF810: ds250df810 0 Locked

    268 views
    1 reply
    Latest over 5 years ago
    by Nasser Mohammadi
  • Not Answered

    DS90CR285: About DS90CR285 clock interference 0 Locked

    384 views
    1 reply
    Latest over 5 years ago
    by Michael.Walker
  • Answered

    SN65LVDS93A-Q1: SPREAD SPECTRUM CLOCKING - PLL limitations and modulation supported 0 Locked

    677 views
    5 replies
    Latest over 5 years ago
    by Michael.Walker
  • Suggested Answer

    HD3SS3412A: Do we have some switch products to support SAS 3.0 and future SAS 4.0 0 Locked

    328 views
    1 reply
    Latest over 5 years ago
    by Brian Zhou
  • Suggested Answer

    DS90UB925Q-Q1: DS90UB925Q-Q1: reg ack signal is rase 0 Locked

    275 views
    1 reply
    Latest over 5 years ago
    by Bryan Kahler
  • Answered

    DP83867IR: This is in regard to Ethernet connectivity stability issues faced on transceiver [DP83867IR] for ongoing Bootloader project. 0 Locked

    352 views
    2 replies
    Latest over 5 years ago
    by Justin Lazaruk
<>