TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What capacitance should my ESD diode be?

    Ethan Sempsrott
    Ethan Sempsrott
    Other Parts Discussed in Thread: ESD2CANXL24-Q1 , ESD2CAN24-Q1 , ESD2CANFD24-Q1 , ESD122 What should be considered when selecting a diode with parasitic capacitance?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83825I: How to adjust the Output Differential Voltage (VOD) of the DP83825I

    David Creger
    David Creger
    4540.DP83825I VOD Adjustment.pptx
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TG720R-Q1: Why is my SGMII eye measurement distorted?

    Melissa Chang
    Melissa Chang
    Part Number: DP83TG720R-Q1 SGMII signal is high frequency low-voltage differential signal. Both layout design and measurements need to be accurate for good eye diagram capture. Common board design guidelines: 100ohms+/-10% differential traces…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    DS90UB928Q-Q1: Any register to indicate the empty package? 0 Locked

    283 views
    5 replies
    Latest 10 months ago
    by Nikolas Antonucci
  • Suggested Answer

    SN75DP159: Question about SN75DP159 0 Locked

    186 views
    2 replies
    Latest 10 months ago
    by David (ASIC) Liu
  • Suggested Answer

    DP83867IR: Ethernet Compliance Testing MDIO Register Writes for DP83867 0 Locked

    265 views
    2 replies
    Latest 10 months ago
    by David (ASIC) Liu
  • Not Answered

    TMUXHS4412: Question on PCle switch selection 0 Locked

    147 views
    1 reply
    Latest 10 months ago
    by Nir Gilgur
  • Suggested Answer

    TMUXHS4412: S parameter 0 Locked

    177 views
    1 reply
    Latest 10 months ago
    by Nir Gilgur
  • Answered

    TUSB211A: TUSB211A setting 0 Locked

    154 views
    1 reply
    Latest 10 months ago
    by Brian Zhou
  • Not Answered

    TCAN1043A-Q1: TCAN1043 INH Pin remain high during sleep mode 0 Locked

    232 views
    3 replies
    Latest 10 months ago
    by Ethan Sempsrott
  • Not Answered

    TMDS181: unstable function 0 Locked

    316 views
    7 replies
    Latest 10 months ago
    by David (ASIC) Liu
  • Suggested Answer

    DS90UB947-Q1: DS90UB947 + DS90UB928 configuration demo 0 Locked

    451 views
    6 replies
    Latest 10 months ago
    by Jack Scherlag
  • Suggested Answer

    TUSB8042: Sample Code/Program Development Guide 0 Locked

    325 views
    3 replies
    Latest 10 months ago
    by Brian Zhou
  • Suggested Answer

    BQ24392: BQ24392 application for Type-C environment 0 Locked

    509 views
    8 replies
    Latest 10 months ago
    by Chuck Branch
  • Not Answered

    DP83826I: Frequency tolerance 0 Locked

    144 views
    1 reply
    Latest 10 months ago
    by J
  • Suggested Answer

    THVD1450: Is my implementation with the selected TI RS485 transceptor correct? 0 Locked

    228 views
    2 replies
    Latest 10 months ago
    by Clemens Ladisch
  • Answered

    TCA39306: Switch and Translator 0 Locked

    420 views
    5 replies
    Latest 10 months ago
    by Clemens Ladisch
  • Answered

    THVD1450: TVS diode ground connection 0 Locked

    426 views
    4 replies
    Latest 10 months ago
    by Jigar Patel
  • Answered

    DS160PR410: Differences between IBIS_AMI_v1 and S_Parameter_v2 0 Locked

    228 views
    3 replies
    Latest 10 months ago
    by Evan Su
  • Suggested Answer

    DP83TG720S-Q1: 88E6171RA1-TFJ2C000 's substitution 0 Locked

    188 views
    1 reply
    Latest 10 months ago
    by Drew Miller1
  • Not Answered

    DS90UB953-Q1EVM: Devices not loading correctly in ALP 0 Locked

    383 views
    3 replies
    Latest 10 months ago
    by Justin Phan
  • Answered

    TCAN1145-Q1: Could we use selectable wake via CAN bus in the case WAKE pin is connected to GND (not used)? 0 Locked

    231 views
    2 replies
    Latest 10 months ago
    by Yoshiki Ochi
  • Suggested Answer

    DS90UB925Q-Q1: Subject: Clarification on "w/pull down" I/O Type in DS90UB925QSQE/NOPB and DS90UB926QSQE/NOPB 0 Locked

    202 views
    1 reply
    Latest 10 months ago
    by Nikolas Antonucci
<>