TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TPS65983: Asking for TPS65983 application customization tool 0 Locked

    526 views
    1 reply
    Latest over 6 years ago
    by Eric Beljaars
  • Answered

    TCA9535: I2C voltage levels 0 Locked

    397 views
    4 replies
    Latest over 6 years ago
    by Hugo Van Reeth25
  • Suggested Answer

    SN65DSI86-Q1: Initialization Sequence 0 Locked

    326 views
    2 replies
    Latest over 6 years ago
    by Shuji Ishiwata
  • Suggested Answer

    SN65DSI84-Q1: Register 0xE5 0 Locked

    299 views
    2 replies
    Latest over 6 years ago
    by Shuji Ishiwata
  • Not Answered

    Linux/DP83TC811S-Q1: Add the DP83TC811S driver to our system, now that the driver has been loaded, but there was a mistake in loading 0 Locked

    405 views
    1 reply
    Latest over 6 years ago
    by Geet Modi
  • Suggested Answer

    DP83867IS: DP83867IS 0 Locked

    240 views
    1 reply
    Latest over 6 years ago
    by Geet Modi
  • Answered

    TUSB522P: Some questions about TUSB5221P RX,TX PIN 0 Locked

    339 views
    3 replies
    Latest over 6 years ago
    by David (ASIC) Liu
  • Answered

    TS3USB3000: Inquiry for T&R Information on datasheet 0 Locked

    465 views
    5 replies
    Latest over 6 years ago
    by user3480605
  • Answered

    SN65DP159: PLL LOCK_COMPLETE Bit Remains Stuck at b1 0 Locked

    492 views
    6 replies
    Latest over 6 years ago
    by 1859464
  • Suggested Answer

    TUSB1310A: Output Clock duty cycle 0 Locked

    206 views
    3 replies
    Latest over 6 years ago
    by Brian Zhou
  • Answered

    DP83620: Basic configuration with MDIO Interface for TX mode 0 Locked

    393 views
    7 replies
    Latest over 6 years ago
    by vrai fluss
  • Suggested Answer

    DS90UB953-Q1: External clock frequency range 0 Locked

    234 views
    1 reply
    Latest over 6 years ago
    by Jiashow Ho
  • Suggested Answer

    TDP158: Source Termination set automatically based off TMDS clock ratio status 0 Locked

    338 views
    1 reply
    Latest over 6 years ago
    by David (ASIC) Liu
  • Answered

    TUSB501-Q1: USB 3.0 GND Drain Termination Point(s)? 0 Locked

    4677 views
    1 reply
    Latest over 6 years ago
    by Brian Zhou
  • Not Answered

    DP83848I: DP83848 operating at negative temperature 0 Locked

    602 views
    5 replies
    Latest over 6 years ago
    by Vladimir Naumenkov
  • Suggested Answer

    DP83848Q-Q1: 100BASE-TX evaluation failed 0 Locked

    1408 views
    6 replies
    Latest over 6 years ago
    by Aniruddha Khadye
  • Not Answered

    DP83867E: SGMII standard of 1200mV 0 Locked

    592 views
    3 replies
    Latest over 6 years ago
    by Aniruddha Khadye
  • Suggested Answer

    DS90UB953-Q1: Getting HDMI to the serializer 0 Locked

    159 views
    1 reply
    Latest over 6 years ago
    by Jiashow Ho
  • Suggested Answer

    TCA9546A: Change IBIS pin mode 0 Locked

    719 views
    10 replies
    Latest over 6 years ago
    by BOBBY
  • Suggested Answer

    DS90UB928Q-Q1: How to set DS90UB928Q-Q1 in BIST mode? 0 Locked

    322 views
    3 replies
    Latest over 6 years ago
    by Hamzeh Jaradat
<>