TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TCAN1043A-Q1: State change from standby mode to sleep mode 0

    103 views
    4 replies
    Latest 26 days ago
    by Sean Guo
  • Answered

    DP83825I: Slave Mode Oscillator Layout 0

    106 views
    8 replies
    Latest 26 days ago
    by David (ASIC) Liu
  • Suggested Answer

    SN65DSI86: SN65dsi86 i2c dump showing Null values 0

    139 views
    8 replies
    Latest 26 days ago
    by Jack Scherlag
  • Answered

    TXG4041-Q1: Conflicting Datasheet statements? 0

    34 views
    1 reply
    Latest 26 days ago
    by Joshua Salinas
  • Suggested Answer

    TCAL6416: Open drain/ Push-pull 0

    43 views
    1 reply
    Latest 26 days ago
    by Tyler Townsend
  • Suggested Answer

    TVP5150AM1: Power up and power down sequence for TVP5150AM1IPBS 0

    33 views
    1 reply
    Latest 26 days ago
    by Charles Tsai
  • Not Answered

    TL16C2550: Can the TL16C2550 be used as a form, fit and function replacement for XR16L2550IL?? 0

    36 views
    2 replies
    Latest 26 days ago
    by Kay Yoshimoto
  • Answered

    TCAN1046-Q1: Schematic review 0

    36 views
    1 reply
    Latest 26 days ago
    by Michael Ikwuyum
  • Answered

    TLIN1021A-Q1: Schematic review 0

    38 views
    1 reply
    Latest 26 days ago
    by Michael Ikwuyum
  • Suggested Answer

    TMUXHS4446: TMUXHS4446 ibis model 0

    56 views
    3 replies
    Latest 26 days ago
    by Nir Gilgur
  • Not Answered

    TDP1204: Design files 0

    50 views
    1 reply
    Latest 26 days ago
    by David (ASIC) Liu
  • Answered

    XIO2001: XIO2001 0

    38 views
    1 reply
    Latest 26 days ago
    by Clemens Ladisch
  • Answered

    DS125DF1610EVM: No signal was detect and and CDR remained unlocked 0

    301 views
    18 replies
    Latest 26 days ago
    by Drew Miller1
  • Answered

    TIOL221: TIOL221 SPI CPol, CPha 0

    79 views
    2 replies
    Latest 26 days ago
    by Christian Kuhlmann
  • Answered

    DP83825I: Pin assignment for LED2 (speed status) in master mode 0

    81 views
    3 replies
    Latest 27 days ago
    by David (ASIC) Liu
  • Answered

    DS280DF810EVM: Unable to Achieve CDR Lock at 14.025 Gb/s 0

    123 views
    5 replies
    Latest 27 days ago
    by Chenxuan Cui
  • Answered

    DP83867IR: Question on DP83867IRPAP Circuit Design 0

    111 views
    6 replies
    Latest 27 days ago
    by jun - seok bae
  • Not Answered

    SN65DSI86: sn65dsi86 and mipi dsi connection error 0

    72 views
    2 replies
    Latest 27 days ago
    by Ikram Haque
  • Not Answered

    SN65DSI86: How to connect the display node to sn65dsi bridge 0

    66 views
    2 replies
    Latest 27 days ago
    by Ikram Haque
  • Not Answered

    SN65DSI84: SN65DSI84 : with Raspberry Pi CM4S + AUO P370IVN02.2 – Test pattern works, but no video output 0

    70 views
    2 replies
    Latest 27 days ago
    by Ikram Haque
<>