TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TMDS181: About active DDC block 0 Locked

    1694 views
    4 replies
    Latest over 8 years ago
    by Hide
  • Not Answered

    DS90UH940-Q1: SETTING FOR DS90UH947-Q1 AND DS90UH940-Q1 0 Locked

    988 views
    3 replies
    Latest over 8 years ago
    by Bang Duong
  • Answered

    DS90C032: Junction-Case Top/Bottom Thermal Resistance 0 Locked

    1452 views
    4 replies
    Latest over 8 years ago
    by Dawson Yeo
  • Answered

    TPS2553D: Over current detection 0 Locked

    996 views
    3 replies
    Latest over 8 years ago
    by Takahiro Saito
  • Not Answered

    SN65HVD230: CAN communication break down 0 Locked

    816 views
    1 reply
    Latest over 8 years ago
    by Miguel Robertson
  • Answered

    UCC21225A: UCC21225A only one output working 0 Locked

    932 views
    2 replies
    Latest over 8 years ago
    by Mateo Begue
  • Answered

    TCAN1051H: How to replace MCP2551 0 Locked

    1240 views
    2 replies
    Latest over 8 years ago
    by Kuo John
  • Answered

    PCA9306: Strange behaviour on clock/data lines: glitches and dead line 0 Locked

    1241 views
    4 replies
    Latest over 8 years ago
    by Marco Spanghero
  • Answered

    DS90UB914Q-Q1: When does it sample the MODE input pin? 0 Locked

    558 views
    1 reply
    Latest over 8 years ago
    by Darryl Jeong
  • Answered

    DS280DF810: Data rate and PPM tolerance setting 0 Locked

    584 views
    1 reply
    Latest over 8 years ago
    by Rodrigo Natal
  • Not Answered

    DS90UB925Q-Q1: 925 & 926 v 303 & 302 for IVI 0 Locked

    971 views
    2 replies
    Latest over 8 years ago
    by Darryl Jeong
  • Suggested Answer

    DS90UB948-Q1EVM: How to test the pair of DS90UB949-Q1EVM and DS90UB948-Q1EVM 0 Locked

    5391 views
    17 replies
    Latest over 8 years ago
    by Darryl Jeong
  • Answered

    DS90UB913A-Q1: bridge IC from DS90UB913A output to HDMI 0 Locked

    715 views
    2 replies
    Latest over 8 years ago
    by Darryl Jeong
  • Not Answered

    TPS65986EVM + DP-Expansion-EVM + Apple USB-C Multiport Adapter 0 Locked

    1895 views
    7 replies
    Latest over 8 years ago
    by Alec Bowman
  • Answered

    DS10BR150: suport sub-LVDS formate 0 Locked

    743 views
    1 reply
    Latest over 8 years ago
    by Lee Sledjeski
  • Suggested Answer

    TUSB319-Q1: TUSB319-Q1 attach detection 0 Locked

    887 views
    3 replies
    Latest over 8 years ago
    by Luis Omar Moran
  • Answered

    HD3SS6126 Layout Gerber File 0 Locked

    1881 views
    7 replies
    Latest over 8 years ago
    by Roberto Diaz
  • Not Answered

    DP83867CS: SGMII latency 0 Locked

    2145 views
    6 replies
    Latest over 8 years ago
    by Aniruddha Khadye
  • Answered

    TUSB8041: EEPROM Programmer Tool 0 Locked

    1549 views
    6 replies
    Latest over 8 years ago
    by Henry Wang
  • Suggested Answer

    TUSB2046B: TUSB2046B 0 Locked

    948 views
    3 replies
    Latest over 8 years ago
    by Joel Jimenez0
<>