TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    SN55LVRA4-SEP: AC termination 0 Locked

    86 views
    1 reply
    Latest 1 month ago
    by Brandon Fisher94
  • Suggested Answer

    DS90UB921-Q1: DS90UB921-Q1 || DPI || Max trace delay 0 Locked

    89 views
    1 reply
    Latest 1 month ago
    by Hamzeh Jaradat
  • Answered

    SN65LVDS31-EP: About TVS Diode 0 Locked

    131 views
    5 replies
    Latest 1 month ago
    by Bryan Rodriguez de San Miguel
  • Not Answered

    DP83869HM: RESET_N can't unfreeze locked DP83869 anymore after invalid clock 0 Locked

    73 views
    1 reply
    Latest 1 month ago
    by Shane Hauser
  • Answered

    DP83869HM: DP83869HMRGZT : Query regarding Power Supply Sequencing in Two-Supply Configuration 0 Locked

    107 views
    1 reply
    Latest 1 month ago
    by Shane Hauser
  • Answered

    TPD4S201: Handling of SBU1, SBU2, C_SBU1, and C_SBU2 when not in use 0 Locked

    106 views
    1 reply
    Latest 1 month ago
    by Katilynn Mar
  • Not Answered

    TCA6408A: TCA6408A GPIO Expander – P1 Output Not Reaching Low Level 0 Locked

    87 views
    2 replies
    Latest 1 month ago
    by Tyler Townsend
  • Answered

    TCAN1472-Q1: how to ensure signal integrity with long stub 0 Locked

    63 views
    1 reply
    Latest 1 month ago
    by Michael Ikwuyum
  • Suggested Answer

    LM5116: Keen Ocean 0 Locked

    95 views
    2 replies
    Latest 1 month ago
    by Raz Zeevy
  • Not Answered

    DS80PCI402: SCH review 0 Locked

    110 views
    5 replies
    Latest 1 month ago
    by Leo Chung
  • Answered

    TPS25730A: Questions regarding TPS25730A usage 0 Locked

    251 views
    17 replies
    Latest 1 month ago
    by Takashi Imai
  • Answered

    DP83867IR: Schematics Review-ethernet PHY -DP83867IR 0 Locked

    205 views
    8 replies
    Latest 1 month ago
    by Adarsh Madhusoodanan
  • Answered

    DS90LV804: Component Weights 0 Locked

    85 views
    2 replies
    Latest 1 month ago
    by Emily Stoller
  • Suggested Answer

    DP83TG721S-Q1: Device driver for DP83TG721S-Q1 0 Locked

    126 views
    5 replies
    Latest 1 month ago
    by Charles
  • Not Answered

    DP83867E: Implementing fixed-link RGMII for DP83867 and TDA4VM 0 Locked

    119 views
    1 reply
    Latest 1 month ago
    by Shane Hauser
  • Suggested Answer

    SN65LVDS1: S/O: 583502 0 Locked

    119 views
    5 replies
    Latest 1 month ago
    by Brandon Fisher94
  • Answered

    LMH1297: Regarding the Internal Eye Opening Monitor (EOM) 0 Locked

    108 views
    1 reply
    Latest 1 month ago
    by David (ASIC) Liu
  • Answered

    DP83822I: Request for Software Bill of Materials (SBOM) for EU CRA Compliance - DP83822IRHBR, DP83822IRHBT 0 Locked

    106 views
    2 replies
    Latest 1 month ago
    by Shane Hauser
  • Not Answered

    DS90UB913A-CXEVM: DS90UB913A + DS90UB914A 0 Locked

    73 views
    3 replies
    Latest 1 month ago
    by Thomas Bejin
  • Suggested Answer

    TCA9617B: I2C voltage level translation from 3.3V (Master side) to 0.8V to 5V (Slave side) 0 Locked

    102 views
    2 replies
    Latest 1 month ago
    by Jason Trinh
<>