TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83826E: In enhanced mode, how does DP83826 strapping work?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83826E When configuring DP83826 in Enhanced Mode, please consult the following flowchart to understand how the different strap pins configure the PHY into various modes.
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TG720S-Q1: How to read or write registers in extended register space of Ethernet PHY?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83TG720S-Q1 write procedure for MMD "1F" registers: write reg<000D> = 0x001F write reg<000E> = <address> write reg<000D> = 0x401F write reg<000E> = <value> read procedure for MMD "1F" registers: write reg<000D> = 0x001F …
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    Fixed device node creations irrespective power on sequence 0 Locked

    317 views
    0 replies
    Started over 9 years ago
    by venkatram a
  • Suggested Answer

    SN65HVD232Q The output status at low vcc 0 Locked

    527 views
    1 reply
    Latest over 9 years ago
    by Francisco Javier Zamudio
  • Suggested Answer

    DP83640 - Pull down on RXD? 0 Locked

    769 views
    3 replies
    Latest over 9 years ago
    by Ross Pimentel
  • Not Answered

    TCA9617A Level-Translating FM+ I2C Bus Repeater 0 Locked

    669 views
    3 replies
    Latest over 9 years ago
    by Rajan Arora
  • Not Answered

    TUSB1210 ULPI I/F 0 Locked

    786 views
    1 reply
    Latest over 9 years ago
    by Gerardo
  • Not Answered

    DS16EV5110 : minimal input differential voltage swing 0 Locked

    820 views
    4 replies
    Latest over 9 years ago
    by Lee Sledjeski
  • Answered

    TUSB7340 Power Dissipation running in USB 2.0 Mode 0 Locked

    945 views
    4 replies
    Latest over 9 years ago
    by Michael Stibila
  • Not Answered

    Multidrop Configuration of SN65LVDS387 High Speed Differential Line Drivers 0 Locked

    306 views
    0 replies
    Started over 9 years ago
    by DEEPAK VADAVOOR
  • Not Answered

    Thermal Details Query 0 Locked

    847 views
    3 replies
    Latest over 9 years ago
    by Sayantan Ghosh
  • Answered

    Why separating TX&RX channels to two DS100DF410? 0 Locked

    974 views
    2 replies
    Latest over 9 years ago
    by Feng
  • Answered

    LVDS receive IC replacement - sn65mlvd2 to sn65lvds4 0 Locked

    697 views
    2 replies
    Latest over 9 years ago
    by Darshan Devendrappa
  • Not Answered

    LMH1983 / support format 0 Locked

    738 views
    1 reply
    Latest over 9 years ago
    by Nasser Mohammadi
  • Not Answered

    5962R9583301VFA LVDS Driver Output 0 Locked

    1005 views
    3 replies
    Latest over 9 years ago
    by Kirby Kruckmeyer96848
  • Answered

    Are there any PHY chip for TI DSP Hyperlink or SRIO? 0 Locked

    1101 views
    4 replies
    Latest over 9 years ago
    by Lee Sledjeski
  • Answered

    Is fail safe circuitry at the LVDS receiver a must? 0 Locked

    846 views
    4 replies
    Latest over 9 years ago
    by Darshan Devendrappa
  • Not Answered

    EDC PHY for OTU2/OTU2e/OC192/10GbE SR/LR (SFP+) 0 Locked

    1949 views
    3 replies
    Latest over 9 years ago
    by Rodrigo Natal
  • Answered

    LMH1981 / TV format 0 Locked

    687 views
    1 reply
    Latest over 9 years ago
    by Alan O
  • Not Answered

    TPL0102-100 application DC/DC Converter 0 Locked

    379 views
    1 reply
    Latest over 9 years ago
    by Rajan Arora
  • Not Answered

    Architecture of Multidrop LVDS 0 Locked

    2661 views
    18 replies
    Latest over 9 years ago
    by Jeffrey Jiang
  • Answered

    TMDS171 - Power up sequence 0 Locked

    1175 views
    5 replies
    Latest over 9 years ago
    by Kawai
<>