TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: How to use RMII repeater mode in DP83822?

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I Could someone guide me on how to use DP83822 for RMII repeater mode?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    TL16C752B Clear Errors in LSR 0 Locked

    288 views
    0 replies
    Started over 12 years ago
    by pavan_ic
  • Not Answered

    Maximum baud rate supported by the TUSB3410 UART 0 Locked

    632 views
    3 replies
    Latest over 12 years ago
    by Diego Cortes
  • Answered

    TI SERDES device providing 3Gbps data without an encoding scheme? 0 Locked

    647 views
    2 replies
    Latest over 12 years ago
    by Mark Sauerwald88474
  • Not Answered

    Value of configuration pins (TUSB1310) PHY_MODE1/PHY_MODE0 0 Locked

    205 views
    1 reply
    Latest over 12 years ago
    by Elias Villegas M.
  • Answered

    Feeding SN75DP139 with TMDS signals 0 Locked

    2361 views
    3 replies
    Latest over 12 years ago
    by Ken Shaw
  • Answered

    Measuring non-terminated LVDS outputs. 0 Locked

    1125 views
    3 replies
    Latest over 12 years ago
    by Michael Peffers
  • Answered

    TLK1101E Spice model? 0 Locked

    267 views
    1 reply
    Latest over 12 years ago
    by Michael Peffers
  • Answered

    Initialization and Synchronization of the TLK3101 0 Locked

    237 views
    3 replies
    Latest over 12 years ago
    by Michael Peffers
  • Not Answered

    DS90UB913/14 SerDes Evaluation Board Schematics 0 Locked

    528 views
    1 reply
    Latest over 12 years ago
    by Mark Sauerwald88474
  • Answered

    PCIe configuration requests type 0 and type 1 difference 0 Locked

    18491 views
    3 replies
    Latest over 12 years ago
    by Clemens Ladisch
  • Answered

    TUSB2077 USB Hub, Crystal only runs in Reset 0 Locked

    677 views
    5 replies
    Latest over 12 years ago
    by SungJun Kim
  • Answered

    TLK105 LED interface 0 Locked

    273 views
    1 reply
    Latest over 12 years ago
    by Noam Sadan
  • Answered

    DP83640 vs. DP83848 configuration 0 Locked

    2487 views
    3 replies
    Latest over 12 years ago
    by Patrick OFarrell
  • Not Answered

    Chaining DP83620 based links with a master clock 0 Locked

    416 views
    4 replies
    Latest over 12 years ago
    by Hemant Ghayal
  • Answered

    Signalling Rate of the SN65LVDT386 0 Locked

    292 views
    1 reply
    Latest over 12 years ago
    by Michael Peffers
  • Not Answered

    lmh1981 Simulation Model 0 Locked

    214 views
    1 reply
    Latest over 12 years ago
    by Jeffery Pfarr
  • Answered

    How should I connect SSTXM , SSTXP,SSRXM and SSRXP signals with TUSB1310 chip? 0 Locked

    592 views
    1 reply
    Latest over 12 years ago
    by Elias Villegas M.
  • Answered

    About the valuation method of TFP401. 0 Locked

    476 views
    4 replies
    Latest over 12 years ago
    by Satoshi
  • Discussion

    ISO7220/21A vs ISO7420/21 Locked

    547 views
    2 replies
    Latest over 12 years ago
    by Oleksiy Pazyuk
  • Answered

    SN65HVD12 FailSafe functionality 0 Locked

    463 views
    1 reply
    Latest over 12 years ago
    by Thomas Kugelstadt
<>