TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What capacitance should my ESD diode be?

    Ethan Sempsrott
    Ethan Sempsrott
    Other Parts Discussed in Thread: ESD2CANXL24-Q1 , ESD2CAN24-Q1 , ESD2CANFD24-Q1 , ESD122 What should be considered when selecting a diode with parasitic capacitance?
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83825I: How to adjust the Output Differential Voltage (VOD) of the DP83825I

    David Creger
    David Creger
    4540.DP83825I VOD Adjustment.pptx
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TG720R-Q1: Why is my SGMII eye measurement distorted?

    Melissa Chang
    Melissa Chang
    Part Number: DP83TG720R-Q1 SGMII signal is high frequency low-voltage differential signal. Both layout design and measurements need to be accurate for good eye diagram capture. Common board design guidelines: 100ohms+/-10% differential traces…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Can an ESD diode experience latch-up?

    Ethan Sempsrott
    Ethan Sempsrott
    Other Parts Discussed in Thread: STRIKE Is there a risk of latch-up with ESD diodes? Should this be taken into design consideration?
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between TLP and 8/20μs clamping voltages on ESD diode datasheets?

    Ethan Sempsrott
    Ethan Sempsrott
    Other Parts Discussed in Thread: ESD321 , STRIKE What is the TLP clamping voltage, and how is it different compared to the 8/20μs clamping voltage? Take the electrical characteristics for ESD321 as an example:
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] LMH0303: How to Tune LMH0303 LMH0307 Cable Fault detection

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: LMH0303 Other Parts Discussed in Thread: LMH0307 , Background: The LMH0307/3 termination fault detection was never designed to be precise; its purpose is to provide an indication when no cable is connected to the output (near end). The…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB953-Q1: Does this Serializer have failure mode regarding delayed/frozen video transmission?

    Weicheng Li
    Weicheng Li
    Part Number: DS90UB953-Q1 Hi TI expert Can you pls help to confirm if the serializer (DS90UB953)can have Frozen and delayed video output failure modes? If Yes, pls share the safety mechanisms for these failure modes. Thanks Br Weicheng
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] AM6x to DP83867IR: How to read/write register values in DP83867 with addresses above 0x001F?

    Rimika Gupta
    Rimika Gupta
    Part Number: DP83867IR Problem Statement: Hi Expert, How to read/write register values in DP83867 with addresses above 0x001F? Regards
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83826E: How does Strap1 (CLKOUT/LED1) work on DP83826?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83826E DP83826's Strap1 (CLKOUT/LED1) is an internal PU (Pull-up) strap pin. Strapping this high (either by default or external PU) will enable Odd Nibble Detection in the PHY. Strapping this low will disable Odd Nibble Detection as well…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    DS90UB948-Q1: DS90UB948 entering the Linux kernel to work after bootloader, the first byte read is correct, and the second byte read fails and reset. 0 Locked

    325 views
    1 reply
    Latest over 2 years ago
    by Fadi Abdulhameed
  • Suggested Answer

    PCA9546A: Clarification on MUX 0 Locked

    395 views
    1 reply
    Latest over 2 years ago
    by Clemens Ladisch
  • Not Answered

    TCAN1043A-Q1: TCAN1043 IC Operation 0 Locked

    372 views
    1 reply
    Latest over 2 years ago
    by Sean Guo
  • Answered

    SN65DSI86: Tvcc_ramp is about 0.1ms, any risks 0 Locked

    332 views
    1 reply
    Latest over 2 years ago
    by Vishesh Pithadiya
  • Answered

    DP83867IR: What is the min max values Internal pullup and pulldown resistors 0 Locked

    531 views
    6 replies
    Latest over 2 years ago
    by William Weishaupt
  • Answered

    LMH0341: Yes 0 Locked

    349 views
    1 reply
    Latest over 2 years ago
    by Nasser Mohammadi
  • Suggested Answer

    TFP410: TFP410 - Internally deterministic? Use two in pararlel for dual-link DVI? 0 Locked

    555 views
    3 replies
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    LMH0070: LMH0070SQE/NOPB 0 Locked

    339 views
    1 reply
    Latest over 2 years ago
    by Nasser Mohammadi
  • Answered

    DS90UB954-Q1: How to configure for Eye pattern test using CMLOUT? 0 Locked

    853 views
    5 replies
    Latest over 2 years ago
    by Hamzeh Jaradat
  • Answered

    DP83TG720R-Q1: DP83TG720RWRHATQ1 0 Locked

    474 views
    4 replies
    Latest over 2 years ago
    by Mehdi Noroozi
  • Suggested Answer

    SN75LVPE5421: how can I get a sigcon RTE and profile that can support SN75LVPE5421 and SN75LVPE5412 0 Locked

    501 views
    3 replies
    Latest over 2 years ago
    by Nasser Mohammadi
  • Suggested Answer

    TCAN4550: Alternative power scheme options 0 Locked

    425 views
    1 reply
    Latest over 2 years ago
    by Jonathan Nerger
  • Not Answered

    TMUXHS4212: recommended AC coupling cap placement for 10G SFI application 0 Locked

    468 views
    1 reply
    Latest over 2 years ago
    by Brian Zhou
  • Suggested Answer

    TCAN4551-Q1: TCAN4551 0 Locked

    536 views
    1 reply
    Latest over 2 years ago
    by Jonathan Nerger
  • Suggested Answer

    TCAN4550: TCAN4550 0 Locked

    403 views
    1 reply
    Latest over 2 years ago
    by Jonathan Nerger
  • Answered

    ESDS311: ESD protection for microphone inputs on the TLV320AIC3106 codec 0 Locked

    995 views
    3 replies
    Latest over 2 years ago
    by Sebastian Muriel
  • Suggested Answer

    TCA9548A-Q1: Does the number of enabled gates affect the SCL rise time? 0 Locked

    652 views
    7 replies
    Latest over 2 years ago
    by Clemens Ladisch
  • Answered

    TUSB4020BI-Q1: probabilistic communication failure 0 Locked

    937 views
    15 replies
    Latest over 2 years ago
    by Brian Zhou
  • Answered

    DP83867IR: Internal Pull-Ups on JTAG Interface 0 Locked

    440 views
    2 replies
    Latest over 2 years ago
    by JP
  • Suggested Answer

    TRF1208-AFE7950EVM: Transceiver pinout check between AFE7950 and ZCU102 raises concern about incompatibility issue (positive pair connected to negative pair in the FPGA side) 0 Locked

    695 views
    1 reply
    Latest over 2 years ago
    by Geoff Roth
<>