TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83TD510E: What is the potential swing levels of DP83TD510E when linking up with link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TD510E
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Ethernet PHY - Functional Safety FIT Rate, FMD and Pin FMA Reports

    James Lee
    James Lee
    We currently do not have Functional Safety FIT Rate, FMD, and Pin FMA Report available for devices released before DP83TC812.
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What different types of Reset are available on a TI Ethernet PHY?

    David Creger
    David Creger
    There are four different types of resets available on a TI Ethernet PHY, each with it's own use case. Pin Reset: Activated by asserting the Reset pin low. Digital core is reset, link up process will restart. All internal registers will reinitialize…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What is a WUP and how does a CAN transceiver send and receive a WUP on the BUS?

    Chris Ayoub
    Chris Ayoub
    Other Parts Discussed in Thread: TCAN1043A-Q1 Introduction Any CAN transceiver that has an Inhibit (INH) pin will also have a sleep mode. The purpose of the INH pin is to be able to automatically turn off the voltage regulator for your MCU/Board. This…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB935-Q1: FPD-Link Data Rate 3Gbps?

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB935-Q1 Does the DS90UB935-Q1 FPD-Link interface run at 3Gbps or 4Gbps?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB954-Q1: CSI-2 Lanes SER vs. DES

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB954-Q1 Does the number of CSI-2 lanes programmed for 954 need to match the number of input lanes for 953/935?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB953-Q1: Imager Data Rate Support

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB953-Q1 ​​​Can the DS90UB953-Q1 support my imager?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: How to force 10/100/1000 Mbps speed in Ethernet PHYs?

    Evan Mayhew
    Evan Mayhew
    Part Number: DP83867E Other Parts Discussed in Thread: USB-2-MDIO To force a specific speed, auto-negotiation is left enabled while disabling advertisements for all non-desired speeds. The scripts to do this in the USB-2-MDIO interface for the DP83867…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] How to read and write Ethernet PHY registers using a Linux terminal?

    David Creger
    David Creger
    There are several different tools available in a Linux environment to read and write registers on a TI PHY. Several of these options are listed below. MII read: This is the only command which can and must be used in U-boot. Stop the autoboot process…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812S-Q1: How to disable 25MHz clock on clkout pin?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83TC812S-Q1 For DP83TC812S/R and DP83TC814-Q1 if clkout pin is not being used to provide a clock signal to another component, then it is recommended to shut down this clock output and reduce its impact on EM emissions. Clkout's output…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TCA9539-Q1: If I/O is configurated as an input, is there an internal current limit resistor? 0 Locked

    186 views
    2 replies
    Latest over 2 years ago
    by Tyler Townsend
  • Not Answered

    DS100MB203: Fan-out USB3.0 Rx pair data 0 Locked

    166 views
    1 reply
    Latest over 2 years ago
    by Evan Mayhew
  • Not Answered

    DS90UB948-Q1: do not output hs and vs signal in LVDS lane2 0 Locked

    328 views
    3 replies
    Latest over 2 years ago
    by Fadi Abdulhameed
  • Suggested Answer

    Are there a interface from PCIE to GRMII 0 Locked

    137 views
    1 reply
    Latest over 2 years ago
    by Nasser Mohammadi
  • Answered

    DisplayPort signal and optical fiber signal conversion chip 0 Locked

    418 views
    3 replies
    Latest over 2 years ago
    by Kevin Chen
  • Answered

    USB/ PCIE to LVDS solution 0 Locked

    1465 views
    3 replies
    Latest over 2 years ago
    by Clemens Ladisch
  • Answered

    DS125DF1610: eye diagram is not in the middle 0 Locked

    142 views
    2 replies
    Latest over 2 years ago
    by Chris Zhao1
  • Not Answered

    DP83869HM: Skew / Length matching requirement TXD[3:0] & RXD[3:0] (11ps / 60mil) in RGMII layout guidelines datasheet (pg. 100) 0 Locked

    1421 views
    5 replies
    Latest over 2 years ago
    by Hillman Lin
  • Answered

    TCA9544A: I2C Rise/Fall time measurement timing 0 Locked

    637 views
    6 replies
    Latest over 2 years ago
    by DanS
  • Answered

    TMUXHS4412: TMUXHS4412 0 Locked

    378 views
    3 replies
    Latest over 2 years ago
    by Brian Zhou
  • Suggested Answer

    DS560DF410EVM: We need Latte_GUI and related Libraries Installer. 0 Locked

    223 views
    1 reply
    Latest over 2 years ago
    by David Waier
  • Suggested Answer

    ESD1LIN24-Q1: how to choose suitable ESD for LIN bus? 0 Locked

    504 views
    5 replies
    Latest over 2 years ago
    by Josh Prushing
  • Not Answered

    DP83848J: Trace length matching. 0 Locked

    334 views
    4 replies
    Latest over 2 years ago
    by Alvaro (Al-vuh-roe) Reyes
  • Not Answered

    PCA9534: Silicon and Documentation Issue 0 Locked

    289 views
    4 replies
    Latest over 2 years ago
    by Tyler Townsend
  • Suggested Answer

    DS90LV012A: SN65LVDT2DBVR drop-in compatible? 0 Locked

    198 views
    1 reply
    Latest over 2 years ago
    by Joshua Salinas
  • Suggested Answer

    TCA9617A: B-side to B-side connection issue 0 Locked

    484 views
    4 replies
    Latest over 2 years ago
    by Tyler Townsend
  • Not Answered

    TCAN4550: TCAN4551 vs TCAN4550: LDO 0 Locked

    301 views
    1 reply
    Latest over 2 years ago
    by Jonathan Nerger
  • Suggested Answer

    DS90UB947-Q1: does the 947 pattern CDIV_N have a range of 2~63 when using 800Mhz clock? 0 Locked

    175 views
    1 reply
    Latest over 2 years ago
    by Ben Dattilo
  • Not Answered

    DS90UB927Q-Q1: abnormal phenomenon with DS90UB927+DS90UB940 0 Locked

    187 views
    1 reply
    Latest over 2 years ago
    by Miguel Bolante
  • Answered

    SN65DSI84: LVDS channel Differences between SN65DSI84-Q1 and SN65DSI83-Q1 0 Locked

    216 views
    1 reply
    Latest over 2 years ago
    by Allison Noe
<>