TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    DS90UB924-Q1: ALP can't recognize 924 EVM 0 Locked

    428 views
    7 replies
    Latest over 2 years ago
    by Vance Lin
  • Suggested Answer

    DS100MB203: Soft Error Rate 0 Locked

    283 views
    3 replies
    Latest over 2 years ago
    by vicente flores prado
  • Suggested Answer

    DS320PR810: ethernet 25G KR? 0 Locked

    284 views
    1 reply
    Latest over 2 years ago
    by Nasser Mohammadi
  • Suggested Answer

    TVP5150AM1: Analog Input Voltage Limits 0 Locked

    241 views
    1 reply
    Latest over 2 years ago
    by Ralph Jacobi
  • Answered

    DS90UB949-Q1: How to access 928 internal Reg when 949-929 via single port1 0 Locked

    432 views
    10 replies
    Latest over 2 years ago
    by Melissa Chang
  • Suggested Answer

    TCAN332: marking 0 Locked

    331 views
    3 replies
    Latest over 2 years ago
    by Eric Hackett
  • Not Answered

    TCAN1146-Q1: Regarding reference circuit (TCAN1146Q1) for 5 Mbps operation 0 Locked

    222 views
    1 reply
    Latest over 2 years ago
    by Eric Hackett
  • Not Answered

    TL28L92: Time-out and RTS issues 0 Locked

    659 views
    14 replies
    Latest over 2 years ago
    by Eric Hackett
  • Suggested Answer

    MIPI CSI CPHY ROUTING 0 Locked

    1630 views
    2 replies
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN65ELT20: theta_JA and maximum junction temperature 0 Locked

    186 views
    1 reply
    Latest over 2 years ago
    by Joshua Salinas
  • Answered

    DP83TC812R-Q1: IOP-TDR Cable diagnostics far end short test failed 0 Locked

    636 views
    9 replies
    Latest over 2 years ago
    by Rahul
  • Suggested Answer

    SN65ELT21: min & max value of VIH and VIL 0 Locked

    325 views
    2 replies
    Latest over 2 years ago
    by Joshua Salinas
  • Suggested Answer

    SN75DP149: Schematic check 0 Locked

    196 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Answered

    DS90UB964-Q1EVM: ALP Error when adding DS90UB964 as part 0 Locked

    545 views
    4 replies
    Latest over 2 years ago
    by Vishy Viswanathan
  • Suggested Answer

    SN65DSI86: MIPI/DSI To HDMI and LVDS To HDMI 0 Locked

    1237 views
    1 reply
    Latest over 2 years ago
    by Zach Dryer
  • Suggested Answer

    TCAN1044-Q1: What is the power strategy of TCAN1044 under sleep mode? 0 Locked

    334 views
    1 reply
    Latest over 2 years ago
    by Eric Schott1
  • Answered

    SN65DSI86EVM: Getting the EVM to work with a embedded display, no picture 0 Locked

    463 views
    5 replies
    Latest over 2 years ago
    by Zach Dryer
  • Answered

    DS90UB948-Q1: DS90UB948 application questions 0 Locked

    207 views
    1 reply
    Latest over 2 years ago
    by Hamzeh Jaradat
  • Suggested Answer

    USB-C & PD 0 Locked

    382 views
    2 replies
    Latest over 2 years ago
    by Adam Mc Gaffin
  • Not Answered

    2-channel MIPI Re-timer 0 Locked

    276 views
    2 replies
    Latest over 2 years ago
    by Randy Chen
<>