TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Logic

Logic

Logic forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Logic support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search logic IC content or ask technical support questions on everything from voltage level translation and transceivers to standard logic gates and specialty logic devices. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] Why is there a voltage offset at the input of the SN74AXCxTxxx device?

    Dylan Hubbard
    Dylan Hubbard
    FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ The AXC family of Voltage Translators have built in dynamic pull-downs at the I/O. These pull-downs assist with with the glitch free power sequencing feature included in this…
    • over 3 years ago
    • Logic
    • Logic forum
  • [FAQ] Do I still need pull-up/pull-down resistors with bus-hold circuitry?

    Albert Xu1
    Albert Xu1
    FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ Short answer: External pull-up/down resistors are not recommended for devices with bus-hold circuitry. Explanation: A pull-up or pull-down resistor will create a voltage-divider…
    • over 3 years ago
    • Logic
    • Logic forum
  • [FAQ] Why are the TXS01xx VIH/VIL specifications so stringent?

    Dylan Hubbard
    Dylan Hubbard
    FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ TXS family translators utilize a FET-based architecture with an N-channel pass-gate transistor used to open and close the connection between the A-port and B-port. The FET connects…
    • over 3 years ago
    • Logic
    • Logic forum
  • [FAQ] [H] Frequently Asked Questions: Logic and Voltage Translation

    Michael J Schultis
    Michael J Schultis
    Select this link to see answers to common questions, detailed use case implementations, and part recommendations for logic and voltage translation devices. . Top Logic and Voltage Translation FAQs - All-Time How does a slow or floating input affect…
    • Answered
    • over 3 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the typical delay of a logic device in a particular logic family?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Timing Parameters >> Current FAQ Delays vary from device to device, however a general idea of delay can be shown graphically: Two things to note from the above graphic (1) Delay always increases as the supply…
    • over 4 years ago
    • Logic
    • Logic forum
  • [FAQ] Where can I get a CAD symbol, soldering footprint, or 3D model for my device?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Quality and Manufacturing >> Current FAQ TI utilizes the Ultra Librarian software to provide symbols, footprints, and 3D models for our devices. In the product folder for your selected device, scroll down and select…
    • over 4 years ago
    • Logic
    • Logic forum
  • [FAQ] How do I set up a TI.com device re-stock notification?

    Sebastian Muriel
    Sebastian Muriel
    FAQ: Logic and Voltage Translation > Quality and Manufacturing >> Current FAQ 1. Search for the desired device in the TI store . 2. Click on the device and select the Ordering & Quality link. 3. Select the Notify me when available link. 4…
    • over 4 years ago
    • Logic
    • Logic forum
  • [FAQ] What are the performance specifications of the HCS logic family at 3.3V operation?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ This question comes up fairly often because the HCS logic family is specified only at 2V, 4.5V, and 6V. The following min / max values are interpolated from the datasheet tables…
    • over 4 years ago
    • Logic
    • Logic forum
  • [FAQ] How do I select a bypass capacitor for a CMOS logic device?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: SN74LVC1G08 , SN74LVC16244A FAQ: Logic and Voltage Translation > Power and Thermals >> Current FAQ For the short answer - use a 0.1uF for single supply logic devices like the SN74LVC1G08, or a 0.022uF capacitor for each…
    • over 4 years ago
    • Logic
    • Logic forum
  • [FAQ] What's the difference between logic output types (push-pull, open-drain, 3-state)?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Output Parameters >> Current FAQ Push-Pull Output A push-pull output can source current in the high state or sink current in the low state. In modern CMOS devices, the most common configuration for a push-pull…
    • over 4 years ago
    • Logic
    • Logic forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    LM65645: 3D File 0

    140 views
    6 replies
    Latest 8 days ago
    by Youhao Xi
  • Answered

    SN74HCT244: SN74HCT244 Test Datasheet 0

    31 views
    1 reply
    Latest 8 days ago
    by Albert Xu1
  • Answered

    SN74LVC4245A: DIE Revision on specific lot vs PCN 20230322001.1 0

    45 views
    1 reply
    Latest 8 days ago
    by Joshua Salinas
  • Suggested Answer

    SN74AVCH2T45: Vcc slew rate slower than recommend 0

    45 views
    1 reply
    Latest 8 days ago
    by Joshua Salinas
  • Suggested Answer

    SN74AVC4T245: abnormal waveform 0

    115 views
    5 replies
    Latest 8 days ago
    by Joshua Salinas
  • Suggested Answer

    SN7417: SN1701022RSBT VVM type and size? 0

    70 views
    3 replies
    Latest 10 days ago
    by Nick Zahabizadeh
  • Suggested Answer

    SN74AUC1G125: Buffer or level translator that work for logics less than 0.8V 0

    73 views
    2 replies
    Latest 11 days ago
    by Joshua Salinas
  • Answered

    TPLD1201: Some question about TPLD1201.. 0

    64 views
    1 reply
    Latest 11 days ago
    by Nikki Dengel
  • Suggested Answer

    SN74LVT8986: Thermal Enquiries for SN74LVT8986PM 0

    85 views
    4 replies
    Latest 11 days ago
    by Owen Westfall
  • Suggested Answer

    SN74LVC1G123: Datasheet Clarification for Discharge on Rext/Cext pin & output pulse constant 0

    93 views
    1 reply
    Latest 11 days ago
    by Clemens Ladisch
  • Suggested Answer

    SN74AVC4T245: Power VCCB when VCCA is off 0

    37 views
    1 reply
    Latest 11 days ago
    by Joshua Salinas
  • Answered

    SN74LV1T126: SN74LV1T126 Part variance.. 0

    73 views
    5 replies
    Latest 11 days ago
    by Joshua Salinas
  • Suggested Answer

    SN74LVC1G175: SN74LVC1G175DCKR : have part with 2249 date code and can i use it ? 0

    40 views
    1 reply
    Latest 12 days ago
    by Owen Westfall
  • Not Answered

    SN74LVC16245A: I can't use 8 bits. 0

    32 views
    1 reply
    Latest 12 days ago
    by Owen Westfall
  • Suggested Answer

    SN74AVC24T245: Is VOL(max) characterization available for 0-50C (or similar) 0

    80 views
    3 replies
    Latest 12 days ago
    by Joshua Salinas
  • Answered

    SN74AXC4T245: VOH, VOL Values at 1.8V VCCI 0

    61 views
    3 replies
    Latest 12 days ago
    by Abhijith TP
  • Suggested Answer

    SN74LVC245A: Checking some odd wording in the datasheet 0

    63 views
    1 reply
    Latest 12 days ago
    by Clemens Ladisch
  • Not Answered

    SN74LVC1G07-Q1: Functional Safety FIT Rate, FMD and Pin FMA 0

    69 views
    2 replies
    Latest 12 days ago
    by Josue Rojo
  • Suggested Answer

    TXS0108E: Disable time value due to revision change. 0

    49 views
    1 reply
    Latest 13 days ago
    by Jack Guan
  • Not Answered

    SN74LV14A: PSpice for TI Simulation 0

    103 views
    4 replies
    Latest 13 days ago
    by Albert Xu1
<>