TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 1 month ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TICSPRO-SW: Scripting improvements 0

    123 views
    9 replies
    Latest 7 minutes ago
    by Christian Ryffel
  • Not Answered

    LMX2594: Using doubler to satisfy minimum multiplier frequency requirment 0

    24 views
    1 reply
    Latest 3 hours ago
    by Ryuji Maeda
  • Suggested Answer

    SN74LVC8T245: About Input transition rise or fail rate 0

    52 views
    3 replies
    Latest 6 hours ago
    by Shuma Okazaki
  • Not Answered

    LMK04828: LMK04828 Register Configuration Issue 0

    34 views
    3 replies
    Latest 6 hours ago
    by Michael Srinivasan
  • Answered

    LMK04828: TIDA-01023 LMK04828 distribution mode input port hardware considerations 0

    33 views
    1 reply
    Latest 8 hours ago
    by vicente flores prado
  • Suggested Answer

    CDCLVP1102: Package orientation 0

    25 views
    1 reply
    Latest 8 hours ago
    by vicente flores prado
  • Answered

    LMK04828: difference in functionality between SYNC pin and CLKin0 input. Resetting PLL dividers 0

    38 views
    1 reply
    Latest 8 hours ago
    by vicente flores prado
  • Suggested Answer

    CDCM6208: The phase noise of the clock source is not clean at 10K. 0

    98 views
    5 replies
    Latest 8 hours ago
    by Cris Kobierowski
  • Not Answered

    LMK04821: Output problem 0

    52 views
    3 replies
    Latest 9 hours ago
    by Michael Srinivasan
  • Suggested Answer

    LMK04828: Need help with LMK04828 configuration: PLL2 not locking, unexpected output frequencies. 0

    134 views
    9 replies
    Latest 11 hours ago
    by Michael Srinivasan
  • Suggested Answer

    LMK1D1204: Design Review 0

    38 views
    3 replies
    Latest 11 hours ago
    by Michael Srinivasan
  • Not Answered

    LMK05318B: Question about CLKout to 1PPS input phase lock 0

    18 views
    1 reply
    Latest 13 hours ago
    by Jennifer Bernal
  • Suggested Answer

    LMK6C: Does TI have a LMK6C clock generator can output a 1.024MHz clock? 0

    28 views
    1 reply
    Latest 14 hours ago
    by Connor Lewis
  • Suggested Answer

    LMX2571: LMX2571 0

    15 views
    1 reply
    Latest 14 hours ago
    by Noel Fung
  • Answered

    LMK04610: LMK04610 rapid phase shifts on PLL1 0

    143 views
    7 replies
    Latest 14 hours ago
    by John C
  • Suggested Answer

    LMX2595: Terminal Plating 0

    34 views
    3 replies
    Latest 15 hours ago
    by Noel Fung
  • Answered

    LMX2595: Au Plating Thickness 0

    50 views
    4 replies
    Latest 15 hours ago
    by Andrew Thiel
  • Not Answered

    LMX2572: Phase drift of a locked PLL 0

    75 views
    1 reply
    Latest 1 day ago
    by Noel Fung
  • Suggested Answer

    CDCDB400: What is the input common mode voltage for CLKIN_P and CLKIN_N 0

    33 views
    1 reply
    Latest 1 day ago
    by vicente flores prado
  • Answered

    LMK3H0102: REF_CTRL 0

    26 views
    1 reply
    Latest 1 day ago
    by Kadeem Samuel
>