TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 2 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    LMK05318B: Require gerber files of LMK05318BEVM 0 Locked

    345 views
    1 reply
    Latest over 4 years ago
    by Hao Z
  • Answered

    CDCE6214-Q1: Default setting of EEPROM 0 Locked

    652 views
    1 reply
    Latest over 4 years ago
    by Hao Z
  • Answered

    LMK01010: How to use LVDS to drive LMK01010 input. LMK61E2 as ClokIn LVDS 0 Locked

    820 views
    4 replies
    Latest over 4 years ago
    by Sergio Pavesi
  • Answered

    LMK04208: LMK04208 uWire input signals logic level 0 Locked

    365 views
    1 reply
    Latest over 4 years ago
    by Ajeet Pal
  • Suggested Answer

    LMK1C1108EVM: Board Dimension 0 Locked

    408 views
    6 replies
    Latest over 4 years ago
    by Jennifer Bernal
  • Suggested Answer

    CDCVF2310: OSC at 3.3V driving CDCVF2310 at 2.5V 0 Locked

    436 views
    3 replies
    Latest over 4 years ago
    by Jennifer Bernal
  • Answered

    LMX2820: LMX2820 0 Locked

    475 views
    1 reply
    Latest over 4 years ago
    by Noel Fung
  • Suggested Answer

    CDCI6214: CDCI6214 EEPROM File 0 Locked

    420 views
    1 reply
    Latest over 4 years ago
    by Hao Z
  • Not Answered

    LMX2594: Channel divider (Phase Noise) 0 Locked

    655 views
    14 replies
    Latest over 4 years ago
    by user4852208
  • Answered

    LMK05318B: SRAM map 0 Locked

    329 views
    3 replies
    Latest over 4 years ago
    by Amin Eshraghi
  • Answered

    CDCE62005: DAC34H84EVM J10/J11 LVDS clock output error 0 Locked

    323 views
    1 reply
    Latest over 4 years ago
    by Hao Z
  • Suggested Answer

    LMH1983: Lock time to Vsync 0 Locked

    398 views
    3 replies
    Latest over 4 years ago
    by Noel Fung
  • Answered

    LMX2615-SP: Can LMX2615 be configured for quadrature output? 0 Locked

    247 views
    1 reply
    Latest over 4 years ago
    by Derek Payne
  • Answered

    CDCLVP111-SP: DC-Coupled LVCMOS Input to CDCLVP111-SP 0 Locked

    732 views
    12 replies
    Latest over 4 years ago
    by chong kim
  • Suggested Answer

    LMX2594: Register Configuration 0 Locked

    248 views
    1 reply
    Latest over 4 years ago
    by Derek Payne
  • Answered

    LMK05028EVM: Modifying reference clock initial configuration 0 Locked

    337 views
    1 reply
    Latest over 4 years ago
    by Amin Eshraghi
  • Suggested Answer

    LMK04826: Inquiries about setting the LMK04826 0 Locked

    223 views
    3 replies
    Latest over 4 years ago
    by Ajeet Pal
  • Answered

    LMK01801: lmk01801. I want to use only the Bank A (not Bank B) with Pin Control Mode (no SPI/Microwire, never cofigured before). Could I use CLKoutTYPE_1 as SYNC? Could I avoid to give power supply to 0 Locked

    458 views
    4 replies
    Latest over 4 years ago
    by Sergio Pavesi
  • Suggested Answer

    PLLATINUMSIM-SW: Unhandle error when loaded .tcs file of LMK03318/28 0 Locked

    658 views
    2 replies
    Latest over 4 years ago
    by Daisuke Higa
  • Suggested Answer

    LMX2595: schematic review 0 Locked

    240 views
    1 reply
    Latest over 4 years ago
    by Ajeet Pal
<>