TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 2 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    LM555: LM555 designed as VCO 0 Locked

    1411 views
    3 replies
    Latest over 2 years ago
    by Chris Featherstone
  • Suggested Answer

    LMK03318EVM: 3D CAD model 0 Locked

    263 views
    3 replies
    Latest over 2 years ago
    by Kadeem Samuel
  • Answered

    LMX2492: Transient Response and in-band Noise 0 Locked

    797 views
    11 replies
    Latest over 2 years ago
    by Noel Fung
  • Suggested Answer

    LMX2572: Interface with STM32 and Programming /configuring registers using SPI protocol 0 Locked

    748 views
    3 replies
    Latest over 2 years ago
    by Noel Fung
  • Suggested Answer

    Reducing the settling time for LMX2595 0 Locked

    384 views
    5 replies
    Latest over 2 years ago
    by Noel Fung
  • Suggested Answer

    LMK05318: Frequence deviation tolerance for DPLL Primary and Secondary Ref clock Inputs. 0 Locked

    2717 views
    49 replies
    Latest over 2 years ago
    by Riley Nguyen
  • Suggested Answer

    BQ32000: Problem of external oscillator after restart 0 Locked

    292 views
    3 replies
    Latest over 2 years ago
    by Noel Fung
  • Suggested Answer

    CDCE913PERF-EVM: Could help to check the file is correct or not 0 Locked

    388 views
    5 replies
    Latest over 2 years ago
    by Evan Su
  • Not Answered

    LMK04828: Unable to write FF value in 0x144 register 0 Locked

    279 views
    3 replies
    Latest over 2 years ago
    by Ajeet Pal
  • Answered

    LMK05318B: Is it possible to generate 8 outputs in APLL only mode 0 Locked

    416 views
    8 replies
    Latest over 2 years ago
    by Evan Su
  • Not Answered

    LMX2430: Estimation of failure cause of LMX2430SLEX/NOPB 0 Locked

    201 views
    1 reply
    Latest over 2 years ago
    by Noel Fung
  • Suggested Answer

    LMK61E2: Questions for LMK61E2BBA-SIAR no clock output failure, urgent! 0 Locked

    463 views
    12 replies
    Latest over 2 years ago
    by Evan Su
  • Answered

    CDCE6214: Jitter, PPM, pF/Rise Time, pF/Fall Time 0 Locked

    496 views
    1 reply
    Latest over 2 years ago
    by Evan Su
  • Answered

    LMX2572EVM: Mechanical diagram for evaluation board 0 Locked

    350 views
    1 reply
    Latest over 2 years ago
    by Noel Fung
  • Answered

    LMX2572LPEVM: Please tell me how to read back the register in TICSPRO. 0 Locked

    288 views
    2 replies
    Latest over 2 years ago
    by ishii.takeshi
  • Answered

    LMX2594: output frequency is different from the set frequency 0 Locked

    346 views
    3 replies
    Latest over 2 years ago
    by Amy Luo
  • Answered

    LMK04832: CMOS output amplitude attenuation 0 Locked

    536 views
    2 replies
    Latest over 2 years ago
    by Amy Luo
  • Answered

    LMK00105: Alternative devices to Renesas 23S05T-1DCGI and 670M-01LF 0 Locked

    334 views
    2 replies
    Latest over 2 years ago
    by Asim Khan
  • Not Answered

    LMX2594: Frequency modulation time test 0 Locked

    150 views
    1 reply
    Latest over 2 years ago
    by Noel Fung
  • Suggested Answer

    LMK04828: taking driving_clock from another input pin and I can’t figure out which one 0 Locked

    964 views
    6 replies
    Latest over 2 years ago
    by Ajeet Pal
<>