TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 1 month ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    LMK05318B: The allowed frequencies for the XO input. 0 Locked

    857 views
    1 reply
    Latest over 3 years ago
    by Kia Rahbar
  • Answered

    LMX2615-SP: Matlab support for programming 0 Locked

    444 views
    2 replies
    Latest over 3 years ago
    by Steve Widener
  • Suggested Answer

    LMK03318: are the individual channels tri-stated while disabled and in LVDS mode? 0 Locked

    279 views
    1 reply
    Latest over 3 years ago
    by Julian Hagedorn
  • Suggested Answer

    LMK03328: device height with tolerance 0 Locked

    178 views
    1 reply
    Latest over 3 years ago
    by Julian Hagedorn
  • Answered

    LMX2433EVAL: Time until the PLL locks 0 Locked

    397 views
    3 replies
    Latest over 3 years ago
    by Noel Fung
  • Suggested Answer

    LMK00804B-Q1: DIFF to SE 0 Locked

    306 views
    3 replies
    Latest over 3 years ago
    by Noel Fung
  • Answered

    LMX2594: VCO Frequency Pushing spec 0 Locked

    404 views
    1 reply
    Latest over 3 years ago
    by Noel Fung
  • Answered

    LMX2572: How smooth is the frequency transition 0 Locked

    262 views
    2 replies
    Latest over 3 years ago
    by Saied Benyamin
  • Suggested Answer

    2:4 LVCMOS clock mux buffer recommendation 0 Locked

    452 views
    3 replies
    Latest over 3 years ago
    by Kia Rahbar
  • Not Answered

    CDCI6214EVM: Can't get correct clock output of CDCI6214 0 Locked

    288 views
    2 replies
    Latest over 3 years ago
    by Hao Z
  • Answered

    CDCLVP2102: details of NC pin 0 Locked

    342 views
    2 replies
    Latest over 3 years ago
    by Mark Goodberlet
  • Answered

    LMK05318B: BAW & XO lock 0 Locked

    437 views
    2 replies
    Latest over 3 years ago
    by Delaney Berger
  • Suggested Answer

    LMX2592: LMX2592 0 Locked

    335 views
    1 reply
    Latest over 3 years ago
    by Noel Fung
  • Answered

    LMK04826: CLKoutX+/- (X=8, 9, 10 and 11) polarity issue 0 Locked

    570 views
    10 replies
    Latest over 3 years ago
    by Kazuhiko Hirano
  • Suggested Answer

    LMK03318: Creating a Vendor programming file 0 Locked

    216 views
    1 reply
    Latest over 3 years ago
    by Julian Hagedorn
  • Answered

    LMK04828: Start the SYSREF pulser from CLKin0 0 Locked

    658 views
    4 replies
    Latest over 3 years ago
    by Derek Payne
  • Suggested Answer

    minimum and maximum Vos spec about LVDS output 0 Locked

    363 views
    4 replies
    Latest over 3 years ago
    by Amin Eshraghi
  • Suggested Answer

    LMK05028: DPLL2 is not Phase Locked. It is Frequency Locked 0 Locked

    918 views
    13 replies
    Latest over 3 years ago
    by Kia Rahbar
  • Not Answered

    Suggest next version to replace LMC555CMX/NOPB ? 0 Locked

    298 views
    1 reply
    Latest over 3 years ago
    by Michael Hartshorne
  • Answered

    CDCLVC1310: Driving Reference Input with a Clipped Sine VCTCXO 0 Locked

    594 views
    2 replies
    Latest over 3 years ago
    by John Fagerlund38
<>