TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 1 month ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    CDCE949: PLL Settings Limit confirmation 0 Locked

    326 views
    4 replies
    Latest over 4 years ago
    by Hao Z
  • Answered

    LMK04832: LMK04832 PLL1 not locking 0 Locked

    2189 views
    28 replies
    Latest over 4 years ago
    by Paul12345
  • Suggested Answer

    LMK04832: LMK04832 enable doubler at PLL2 unable to lock the circuit 0 Locked

    1072 views
    16 replies
    Latest over 4 years ago
    by Derek Payne
  • Suggested Answer

    LMX2594: Output power questions 0 Locked

    278 views
    1 reply
    Latest over 4 years ago
    by Vibhu Vanjari
  • Suggested Answer

    CDCE937: Errors and conflicting information in datasheet of CDCE937 and family members: CDCE913, CDCE925, CDCE949 0 Locked

    613 views
    1 reply
    Latest over 4 years ago
    by Hao Z
  • Suggested Answer

    LMX2615-SP: Spurs 0 Locked

    202 views
    1 reply
    Latest over 4 years ago
    by Vibhu Vanjari
  • Suggested Answer

    LMX2595: SYNC option utilization 0 Locked

    352 views
    3 replies
    Latest over 4 years ago
    by Vibhu Vanjari
  • Answered

    SA555: Issue driving pin 5 CONTROL signal to generate PWM 0 Locked

    1373 views
    2 replies
    Latest over 4 years ago
    by Robert Clements
  • Suggested Answer

    LMX2615-SP: 0 Locked

    350 views
    1 reply
    Latest over 4 years ago
    by Vibhu Vanjari
  • Not Answered

    LMX2594: Frequency offset and unstable monotone of SYN output; LMX2594 0 Locked

    317 views
    1 reply
    Latest over 4 years ago
    by Vibhu Vanjari
  • Suggested Answer

    LMX2592EVM: Loop filter calculation for the LMX2592 0 Locked

    505 views
    2 replies
    Latest over 4 years ago
    by Harunobu Seita
  • Suggested Answer

    LMX2592EVM: Reducing Output Frequency Harmonics from LMX2592 and RF Synthesizer Architecture 0 Locked

    1145 views
    3 replies
    Latest over 4 years ago
    by Noel Fung
  • Suggested Answer

    LMX2592EVM: 3D model of board 0 Locked

    299 views
    3 replies
    Latest over 4 years ago
    by Vibhu Vanjari
  • Answered

    LMK00804B: LMK00804B Power Filtering 0 Locked

    442 views
    3 replies
    Latest over 4 years ago
    by Vibhu Vanjari
  • Suggested Answer

    LMX2594: Confirmation of CAL_CLK_DIV settings and PLL_R vs PLL_PRE_R usage 0 Locked

    295 views
    1 reply
    Latest over 4 years ago
    by Vibhu Vanjari
  • Suggested Answer

    CDCE6214: Load capacitance clarification 0 Locked

    253 views
    2 replies
    Latest over 4 years ago
    by Hao Z
  • Answered

    LMK00301: Confused with Driving Pins 0 Locked

    267 views
    2 replies
    Latest over 4 years ago
    by Shikhar Makhija1
  • Suggested Answer

    LMK00105: suitability for PWM input (not a clock type) 0 Locked

    250 views
    1 reply
    Latest over 4 years ago
    by Lane Boyd
  • Not Answered

    LMH1983: PLL1 Loop Filter Capacitor Variance 0 Locked

    534 views
    2 replies
    Latest over 4 years ago
    by Amin Eshraghi
  • Not Answered

    LMK5B12204: Need help configuring one output to generate 38.4 MHz clock 0 Locked

    1329 views
    13 replies
    Latest over 4 years ago
    by Hao Z
<>