TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] RF synthesizers: If the datasheet shows all 1’s and 0’s in the register maps, do I have to program them?

    Noel Fung
    Noel Fung
    Some registers in the register maps do not have configurable register bits but they are fixed to some 1's and 0's, do we have to program these registers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Can I modulate the internal VCO of a RF synthesizer?

    Noel Fung
    Noel Fung
    I want to do FM modulation with the internal VCO, is this possible? Can you tell me how to feed the modulation signal to the VCO?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] How do I design a pulse width modulator (PWM) circuit using LMC555, TLC555, LM555, NA555, NE555, SA555, or SE555?

    Ron Michallick
    Ron Michallick
    Other Parts Discussed in Thread: LM293 How does the PWM example in the data sheet work? What are the limitations of the data sheet PWM example? Is there a way to improve linearity and duty cycle range?
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] How do I design a-stable timer, oscillator, circuits using LMC555, TLC555, LM555, NA555, NE555, SA555, or SE555?

    Ron Michallick
    Ron Michallick
    Other Parts Discussed in Thread: LMC555 , NE555 , LM555 , NA555 , TLC551 , SE555 , TLC552 , TLC555 , SA555 , CD4060B , CD4024B , CD4040B , CD4020B What is the difference between the part numbers? How is the output frequency and duty cycle set? Why…
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] How do I design monostable timer circuits using LMC555, TLC555, LM555, NA555, NE555, SA555, or SE555?

    Ron Michallick
    Ron Michallick
    Other Parts Discussed in Thread: LMC555 , NE555 , LM555 , NA555 , TLC551 , SE555 , TLC552 , TLC555 , SA555 , CD74HC4060 , SN74LV8154 This FAQ covers mono-stable circuits using the LM555, NA555, NE555, SA555, and SE555 timers that are called LM, NA, NE…
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
<

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    LMK00334: Can this device be used as a 3:1 PCIe Clock Mux? 0 Locked

    262 views
    1 reply
    Latest over 4 years ago
    by Derek Payne
  • Suggested Answer

    TICSPRO-SW: TICS Pro Version in Linux System 0 Locked

    704 views
    1 reply
    Latest over 4 years ago
    by Derek Payne
  • Suggested Answer

    BQ32002: OSC frequency tolerance of the BQ32002 0 Locked

    308 views
    1 reply
    Latest over 4 years ago
    by Derek Payne
  • Answered

    CDCDB2000: Questions about PCIe Gen 4-5 Clock generator 0 Locked

    578 views
    1 reply
    Latest over 4 years ago
    by Derek Payne
  • Suggested Answer

    LMK04208EVM: Configuration file 0 Locked

    320 views
    1 reply
    Latest over 4 years ago
    by Derek Payne
  • Suggested Answer

    LMX2594: LMX2594 biasing circuit 0 Locked

    433 views
    3 replies
    Latest over 4 years ago
    by Vibhu Vanjari
  • Answered

    LMX2594: Register Configuration 0 Locked

    377 views
    2 replies
    Latest over 4 years ago
    by Sadanori Kato
  • Suggested Answer

    LMK05318EVM: Frequency setting issue 0 Locked

    282 views
    1 reply
    Latest over 4 years ago
    by Hao Z
  • Suggested Answer

    LMX2594: Suitable MASH_ORDER 0 Locked

    579 views
    2 replies
    Latest over 4 years ago
    by Nobuhiko Wasa
  • Suggested Answer

    LMX2572: Question about writing registers in block mode 0 Locked

    231 views
    1 reply
    Latest over 4 years ago
    by Noel Fung
  • Suggested Answer

    LMX2592: LMX2592 giving wrong frequency on output 0 Locked

    555 views
    5 replies
    Latest over 4 years ago
    by Noel Fung
  • Suggested Answer

    CDCE6214: Settings for operating in Pin Mode 0 Locked

    609 views
    3 replies
    Latest over 4 years ago
    by Hao Z
  • Suggested Answer

    LMK04828: .lib file for Orcad Capture simulation 0 Locked

    224 views
    1 reply
    Latest over 4 years ago
    by Derek Payne
  • Suggested Answer

    LMX2594: deterministic delay in repeater mode 0 Locked

    273 views
    1 reply
    Latest over 4 years ago
    by Derek Payne
  • Not Answered

    LMK00105: LMK00105SQ/NOP power down sequence with a spike 0 Locked

    206 views
    1 reply
    Latest over 4 years ago
    by Lane Boyd
  • Suggested Answer

    CDCLVC1104: Question about CDCLVC1104 Output 0 Locked

    425 views
    1 reply
    Latest over 4 years ago
    by Lane Boyd
  • Suggested Answer

    LMK04828: PLL1 locked sometimes while sometimes not? 0 Locked

    324 views
    3 replies
    Latest over 4 years ago
    by Derek Payne
  • Answered

    LMK04832: Dynamic Digital Delay SYSREF adjustment 0 Locked

    500 views
    3 replies
    Latest over 4 years ago
    by Derek Payne
  • Suggested Answer

    LMK04828BEVM: LMK04828: PLL lock detect 0 Locked

    471 views
    1 reply
    Latest over 4 years ago
    by Derek Payne
  • Suggested Answer

    LMK00804B: Q output termination configuration 0 Locked

    510 views
    5 replies
    Latest over 4 years ago
    by Lane Boyd
<>