TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] LMK5B33216: Determining impact of supply voltage noise and PSNR specification on output phase noise

    Timothy T
    Timothy T
    Part Number: LMK5B33216 This covers the math to simulate clock output phase noise noise as a result of voltage supply noise using PSNR and then creating a voltage supply noise mask based on your requirements. How to use PSNR data and input voltage…
    • 3 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?)

    Jennifer Bernal
    Jennifer Bernal
    Part Number: LMK5B33216 [DPLL Training Slides] The What-How of TI DPLLs_share, e2e.pdf
    • 3 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] PLLATINUMSIM-SW: PLL Training Material

    Dean Banerjee
    Dean Banerjee
    Part Number: PLLATINUMSIM-SW Attached is a detailed training on PLL Theory PLL Fundamentals Full Training (Public).pdf
    • 3 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] LMK5B33216: How to choose the loop bandwidth for your PLL

    Timothy T
    Timothy T
    Part Number: LMK5B33216 Here's some information on choosing a loop bandwidth for your PLL to optimize noise performance. The presentation starts with some general theory on noise and PLLs, discusses how to pick loop bandwidth for a "PLL/VCO optimized…
    • 3 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 8 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    Replace Renesas & SiTime Data Center PCIe Clocking Solutions with TI Buffers & Oscillators. 0

    75 views
    0 replies
    Started 6 days ago
    by CP Ong
  • Not Answered

    [FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?) 0

    684 views
    1 reply
    Latest 3 months ago
    by Timothy T
  • Not Answered

    CDCE6214-Q1: VDDO_12 and 1.8 LVDS on output 2 0

    0 views
    0 replies
    Started 8 minutes ago
    by Justin Hoffman
  • Suggested Answer

    TPL5010: Need assistance in using TPL1050 0

    87 views
    4 replies
    Latest 1 hour ago
    by Baha Erturk
  • Not Answered

    LMX2595: Frequency Tuning upon full register write 0

    10 views
    0 replies
    Started 1 hour ago
    by geeth anurag ramasagaram
  • Not Answered

    LMK04616: Need help configuring LMK04616 0

    7 views
    0 replies
    Started 2 hours ago
    by Andrey Luzhanskij
  • Suggested Answer

    LMKDB1120: LMKDB1120Z100: Phase noise floor and plots for 100 ohm output variant 0

    29 views
    2 replies
    Latest 4 hours ago
    by Ryan Guerra
  • Not Answered

    LMK5B12204: Clock drift after Multiple EEPROM writes. 0

    25 views
    2 replies
    Latest 4 hours ago
    by P Pavan Kumar
  • Suggested Answer

    LMX2594: SPI max voltage 0

    23 views
    2 replies
    Latest 8 hours ago
    by Matth. B.
  • Not Answered

    NA555: Question about COT pin capacitor on NA555 0

    9 views
    0 replies
    Started 10 hours ago
    by R.Fukunaga
  • Not Answered

    NE555: Footprint pad center dimention not matching with datasheet lan pattern 0

    51 views
    4 replies
    Latest 10 hours ago
    by Venkatesan G
  • Not Answered

    LMK5C22212A: Design Query 0

    296 views
    17 replies
    Latest 11 hours ago
    by Abhishek Manoj
  • Not Answered

    CDCE6214-Q1: Programming for SSC 0

    12 views
    0 replies
    Started 11 hours ago
    by Carlo Mazzetti
  • Not Answered

    LMK62A2-156M: LMK62A2-156M25SIAT is not recommended for new designs alternative 0

    14 views
    1 reply
    Latest 11 hours ago
    by Michael Srinivasan
  • Suggested Answer

    LMX2595EVM: How to synchronizing External MCU Trigger with LMX2595 Ramp Mode using Reference Pro 0

    40 views
    2 replies
    Latest 12 hours ago
    by Yu-Cheng Hsiao
  • Suggested Answer

    LMX2594: Effect of SYNC Category on OSCin Frequency 0

    54 views
    4 replies
    Latest 13 hours ago
    by wenjing cheng
  • Not Answered

    LMK05318: Checksum verification on TICS Pro 0

    9 views
    0 replies
    Started 14 hours ago
    by Christopher Reese
  • Not Answered

    LMK1D2102L: The propagation delay is more than datasheet described(<575ps maximum) 0

    13 views
    0 replies
    Started 16 hours ago
    by Fan Wu
  • Suggested Answer

    LMX1214: Differences between register settings the datasheet and TICS Pro. 0

    65 views
    5 replies
    Latest 19 hours ago
    by Noel Fung
  • Not Answered

    CDCE6214-Q1: VCCO inputs and 1.8 LVDS signaling 0

    15 views
    0 replies
    Started 19 hours ago
    by Justin Hoffman
>