TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] LMK5B33216: Determining impact of supply voltage noise and PSNR specification on output phase noise

    Timothy T
    Timothy T
    Part Number: LMK5B33216 This covers the math to simulate clock output phase noise noise as a result of voltage supply noise using PSNR and then creating a voltage supply noise mask based on your requirements. How to use PSNR data and input voltage…
    • 2 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?)

    Jennifer Bernal
    Jennifer Bernal
    Part Number: LMK5B33216 [DPLL Training Slides] The What-How of TI DPLLs_share, e2e.pdf
    • 2 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] PLLATINUMSIM-SW: PLL Training Material

    Dean Banerjee
    Dean Banerjee
    Part Number: PLLATINUMSIM-SW Attached is a detailed training on PLL Theory PLL Fundamentals Full Training (Public).pdf
    • 2 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] LMK5B33216: How to choose the loop bandwidth for your PLL

    Timothy T
    Timothy T
    Part Number: LMK5B33216 Here's some information on choosing a loop bandwidth for your PLL to optimize noise performance. The presentation starts with some general theory on noise and PLLs, discusses how to pick loop bandwidth for a "PLL/VCO optimized…
    • 2 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 6 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    [FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?) 0

    412 views
    1 reply
    Latest 2 months ago
    by Timothy T
  • Suggested Answer

    LMX2572: LMX2572 Ramp issue 0

    56 views
    4 replies
    Latest 7 hours ago
    by Vanshaj Kaistha
  • Not Answered

    LMX2820EVM: LMX2820EVM: LMX2820 - high spuriouses near multiples of the reference frequency 0

    26 views
    2 replies
    Latest 10 hours ago
    by Noel Fung
  • Answered

    LMX2820EVM: LMX2820 - high spuriouses when reprogrammed (full-assist mode) 0

    76 views
    5 replies
    Latest 11 hours ago
    by Noel Fung
  • Suggested Answer

    LMK3H0102-Q1: Choosing correct Orderable P/N 0

    51 views
    3 replies
    Latest 13 hours ago
    by Sandra Saba
  • Not Answered

    CDCE6214: Schematic review 0

    59 views
    2 replies
    Latest 13 hours ago
    by Jaryd Dukes
  • Suggested Answer

    LMX2572: Output power and Phase offset 0

    47 views
    3 replies
    Latest 14 hours ago
    by Noel Fung
  • Not Answered

    LMK04828: Clock Generator Recommendation 0

    24 views
    1 reply
    Latest 16 hours ago
    by Connor Lewis
  • Not Answered

    LMKDB1204: LOS loss of signal - two clock inputs 0

    10 views
    0 replies
    Started 16 hours ago
    by Darren Jenkins
  • Not Answered

    TMS320F28335: MCU CLK pin Capcitance 0

    53 views
    5 replies
    Latest 21 hours ago
    by Matt Kukucka
  • Suggested Answer

    LMX2572: Pin-triggered automatic ramping configuration 0

    99 views
    6 replies
    Latest 22 hours ago
    by Oleksandr Kutsak
  • Not Answered

    LMKDB1204: SMB Address 0

    11 views
    0 replies
    Started 1 day ago
    by jake hilliges
  • Not Answered

    LMK5B12212: Multiple LMK5B12212 synchronization 0

    30 views
    2 replies
    Latest 1 day ago
    by Eddie Chou
  • Not Answered

    TPS2490: Check ERRATA of TPS2490DGS* and TPS40055* 0

    48 views
    2 replies
    Latest 1 day ago
    by Mani Ray
  • Not Answered

    LMK03318: LMK03318RHST_PO:12294362_Part fail for Booting process. 0

    47 views
    2 replies
    Latest 1 day ago
    by Natdao Tookjit
  • Answered

    CDCE62005: Configuration dose not work outputs do not change 0

    174 views
    9 replies
    Latest 1 day ago
    by Sandra Saba
  • Not Answered

    CDCE925PERF-EVM: Driver wont install, cannot find board in clockpro software 0

    58 views
    5 replies
    Latest 1 day ago
    by Sandra Saba
  • Answered

    LMK5B12204: Status Outputs, PRIREF/SECREF Monitor Divider Output 0

    34 views
    2 replies
    Latest 1 day ago
    by Ryotaro Egawa
  • Not Answered

    LMK5B12204: LMK5B12204 – Output phase sync to SECREF and MUTE behavior 0

    93 views
    7 replies
    Latest 1 day ago
    by Connor Lewis
  • Answered

    LMX2492: LMX2492 ramp issue 0

    127 views
    8 replies
    Latest 1 day ago
    by Noel Fung
>