TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83TD510E: What is the potential swing levels of DP83TD510E when linking up with link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TD510E
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Ethernet PHY - Functional Safety FIT Rate, FMD and Pin FMA Reports

    James Lee
    James Lee
    We currently do not have Functional Safety FIT Rate, FMD, and Pin FMA Report available for devices released before DP83TC812.
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What different types of Reset are available on a TI Ethernet PHY?

    David Creger
    David Creger
    There are four different types of resets available on a TI Ethernet PHY, each with it's own use case. Pin Reset: Activated by asserting the Reset pin low. Digital core is reset, link up process will restart. All internal registers will reinitialize…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What is a WUP and how does a CAN transceiver send and receive a WUP on the BUS?

    Chris Ayoub
    Chris Ayoub
    Other Parts Discussed in Thread: TCAN1043A-Q1 Introduction Any CAN transceiver that has an Inhibit (INH) pin will also have a sleep mode. The purpose of the INH pin is to be able to automatically turn off the voltage regulator for your MCU/Board. This…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB935-Q1: FPD-Link Data Rate 3Gbps?

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB935-Q1 Does the DS90UB935-Q1 FPD-Link interface run at 3Gbps or 4Gbps?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB954-Q1: CSI-2 Lanes SER vs. DES

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB954-Q1 Does the number of CSI-2 lanes programmed for 954 need to match the number of input lanes for 953/935?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB953-Q1: Imager Data Rate Support

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB953-Q1 ​​​Can the DS90UB953-Q1 support my imager?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: How to force 10/100/1000 Mbps speed in Ethernet PHYs?

    Evan Mayhew
    Evan Mayhew
    Part Number: DP83867E Other Parts Discussed in Thread: USB-2-MDIO To force a specific speed, auto-negotiation is left enabled while disabling advertisements for all non-desired speeds. The scripts to do this in the USB-2-MDIO interface for the DP83867…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] How to read and write Ethernet PHY registers using a Linux terminal?

    David Creger
    David Creger
    There are several different tools available in a Linux environment to read and write registers on a TI PHY. Several of these options are listed below. MII read: This is the only command which can and must be used in U-boot. Stop the autoboot process…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812S-Q1: How to disable 25MHz clock on clkout pin?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83TC812S-Q1 For DP83TC812S/R and DP83TC814-Q1 if clkout pin is not being used to provide a clock signal to another component, then it is recommended to shut down this clock output and reduce its impact on EM emissions. Clkout's output…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    SN65DSI84-Q1: Questions about LVDS output specifications 0 Locked

    780 views
    2 replies
    Latest over 7 years ago
    by Orobianco-Italy
  • Answered

    SN75DP149: output pin swap to DVI connector 0 Locked

    1306 views
    4 replies
    Latest over 7 years ago
    by Michael Johnson1
  • Answered

    Linux/DP83867IR: dp83867 output 125M clock 0 Locked

    7495 views
    19 replies
    Latest over 7 years ago
    by michael cao
  • Suggested Answer

    TUSB8042: Please provide help, TUSB8042 reference circuit diagram. 0 Locked

    623 views
    2 replies
    Latest over 7 years ago
    by zhao zhaoyong
  • Not Answered

    DS250DF410: QSFP28/QSFP-DD/OSFP ACC solutions 0 Locked

    861 views
    3 replies
    Latest over 7 years ago
    by Jesse Lee
  • Answered

    HD3SS3220: ON timing of VBUS Switch for DFP application 0 Locked

    1818 views
    4 replies
    Latest over 7 years ago
    by K.Yaita
  • Answered

    DS90UB953-Q1: DS90UB954-Q1 output data format 0 Locked

    478 views
    1 reply
    Latest over 7 years ago
    by Zoe Nuyens
  • Suggested Answer

    TUSB1210: Annoying issue with TUSB1210 running as USB host 0 Locked

    1674 views
    2 replies
    Latest over 7 years ago
    by Jorge Llamas (SWAT)
  • Answered

    SN65176B: Imbalanced rise/fall times when used in J1708 application 0 Locked

    1703 views
    6 replies
    Latest over 7 years ago
    by Miguel Robertson
  • Suggested Answer

    TCAN334G: TCAN334GD/TCAN334GDR packaging 0 Locked

    638 views
    1 reply
    Latest over 7 years ago
    by Miguel Robertson
  • Answered

    HD3SS3220: Detecting a powered off device with HD3SS3220 0 Locked

    420 views
    1 reply
    Latest over 7 years ago
    by Luis Omar Moran
  • Answered

    TCA9534: Missing information from datasheet 0 Locked

    862 views
    3 replies
    Latest over 7 years ago
    by Nick Ahlquist20
  • Answered

    TUSB8041A: could we enable/disable individual port? 0 Locked

    743 views
    3 replies
    Latest over 7 years ago
    by JMMN
  • Answered

    TUSB7340: TUSB7340 / Error in IBIS model [Model] pcie_GEN2? 0 Locked

    1247 views
    4 replies
    Latest over 7 years ago
    by Roberto Diaz
  • Answered

    TFP401A-Q1: Jitter at Hsync during blanking time 0 Locked

    1504 views
    5 replies
    Latest over 7 years ago
    by Joel Jimenez0
  • Answered

    TPS65982: Asking for the AR loading code period 0 Locked

    552 views
    1 reply
    Latest over 7 years ago
    by Jacob Ontiveros
  • Not Answered

    DP83867E: Is RX_CLK behaviour in SGMII mode 0 Locked

    1027 views
    3 replies
    Latest over 7 years ago
    by Roel
  • Answered

    TIC12400-Q1: 24V Rail operation 0 Locked

    3204 views
    11 replies
    Latest over 7 years ago
    by Andrew_Mason
  • Suggested Answer

    DS90UB953-Q1: one question about DS90UB953 and DS90UB954 0 Locked

    869 views
    3 replies
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Not Answered

    DP83822I: PCB Design Guildline 0 Locked

    1014 views
    5 replies
    Latest over 7 years ago
    by Geet Modi
<>