TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    DS32EL0421 / TXCLK delay adjust bypass 0 Locked

    493 views
    2 replies
    Latest over 13 years ago
    by S.Satoshi
  • Answered

    SN65HVS885 SPI Compatibility 0 Locked

    590 views
    2 replies
    Latest over 13 years ago
    by Nico ...
  • Not Answered

    Why use the the XIO2001 Digital I/O card data rate will drop by half? 0 Locked

    290 views
    1 reply
    Latest over 13 years ago
    by Elias Villegas M.
  • Answered

    DP83848JSQ problem 0 Locked

    237 views
    1 reply
    Latest over 13 years ago
    by John Hamilton1
  • Answered

    Does USB OTG support USB powered 0 Locked

    463 views
    2 replies
    Latest over 13 years ago
    by Andy Chernock
  • Answered

    PHY not behaving as expected (DP8384BYB) 0 Locked

    554 views
    2 replies
    Latest over 13 years ago
    by Nathan Domin
  • Not Answered

    TUSB7320/TUSB7340 failing a jtag IR scan 0 Locked

    690 views
    4 replies
    Latest over 13 years ago
    by Ed Pulaha
  • Not Answered

    Texas Instruments OHCI Compliant IEEE 1394 Host ControllerPCI\VEN_104C&DEV_8023&SUBSYS_00000000. 0 Locked

    10377 views
    8 replies
    Latest over 13 years ago
    by Akinsina Akinrodoye
  • Answered

    65HVD230 thermal protection 0 Locked

    392 views
    2 replies
    Latest over 13 years ago
    by Scott Monroe
  • Not Answered

    Exchanging P and N of SN75DP119? 0 Locked

    260 views
    1 reply
    Latest over 13 years ago
    by Ken Shaw
  • Not Answered

    DS100BE111: How to power down unused channel through I2C bus 0 Locked

    296 views
    0 replies
    Started over 13 years ago
    by Kikuo Mita
  • Answered

    possibility of having branching on RGMII interface. 0 Locked

    359 views
    1 reply
    Latest over 13 years ago
    by Patrick OFarrell
  • Answered

    LMH0384 used for non-video protocol data 0 Locked

    335 views
    1 reply
    Latest over 13 years ago
    by Gary Melchior
  • Answered

    LMH0031 I/O port configuration 0 Locked

    305 views
    1 reply
    Latest over 13 years ago
    by Gary Melchior
  • Answered

    DS15BA101: DS15BA101 input can be DC coupled to LVDS output 0 Locked

    575 views
    4 replies
    Latest over 13 years ago
    by Kikuo Mita
  • Answered

    DS92LX1621/2 cml-signal 0 Locked

    1022 views
    3 replies
    Latest over 13 years ago
    by Dac Tran
  • Not Answered

    SN65HVD1050-EP -- what happens if transceiver has voltage applied but is not supplied 0 Locked

    655 views
    1 reply
    Latest over 13 years ago
    by Wade Vonbergen
  • Not Answered

    Bus-powered TUSB2046B and Max current draw? 0 Locked

    1685 views
    9 replies
    Latest over 13 years ago
    by Elias Villegas M.
  • Not Answered

    TUSB9261 input clock jitter requirements for USB 2.0 high speed 0 Locked

    3079 views
    5 replies
    Latest over 13 years ago
    by Diego Cortes
  • Answered

    [TL16C2550] Frequency tolerance of XTAL input 0 Locked

    607 views
    1 reply
    Latest over 13 years ago
    by Joe Fockler
<>