TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83TD510E: What is the potential swing levels of DP83TD510E when linking up with link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TD510E
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Ethernet PHY - Functional Safety FIT Rate, FMD and Pin FMA Reports

    James Lee
    James Lee
    We currently do not have Functional Safety FIT Rate, FMD, and Pin FMA Report available for devices released before DP83TC812.
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What different types of Reset are available on a TI Ethernet PHY?

    David Creger
    David Creger
    There are four different types of resets available on a TI Ethernet PHY, each with it's own use case. Pin Reset: Activated by asserting the Reset pin low. Digital core is reset, link up process will restart. All internal registers will reinitialize…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What is a WUP and how does a CAN transceiver send and receive a WUP on the BUS?

    Chris Ayoub
    Chris Ayoub
    Other Parts Discussed in Thread: TCAN1043A-Q1 Introduction Any CAN transceiver that has an Inhibit (INH) pin will also have a sleep mode. The purpose of the INH pin is to be able to automatically turn off the voltage regulator for your MCU/Board. This…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB935-Q1: FPD-Link Data Rate 3Gbps?

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB935-Q1 Does the DS90UB935-Q1 FPD-Link interface run at 3Gbps or 4Gbps?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB954-Q1: CSI-2 Lanes SER vs. DES

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB954-Q1 Does the number of CSI-2 lanes programmed for 954 need to match the number of input lanes for 953/935?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB953-Q1: Imager Data Rate Support

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB953-Q1 ​​​Can the DS90UB953-Q1 support my imager?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: How to force 10/100/1000 Mbps speed in Ethernet PHYs?

    Evan Mayhew
    Evan Mayhew
    Part Number: DP83867E Other Parts Discussed in Thread: USB-2-MDIO To force a specific speed, auto-negotiation is left enabled while disabling advertisements for all non-desired speeds. The scripts to do this in the USB-2-MDIO interface for the DP83867…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] How to read and write Ethernet PHY registers using a Linux terminal?

    David Creger
    David Creger
    There are several different tools available in a Linux environment to read and write registers on a TI PHY. Several of these options are listed below. MII read: This is the only command which can and must be used in U-boot. Stop the autoboot process…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812S-Q1: How to disable 25MHz clock on clkout pin?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83TC812S-Q1 For DP83TC812S/R and DP83TC814-Q1 if clkout pin is not being used to provide a clock signal to another component, then it is recommended to shut down this clock output and reduce its impact on EM emissions. Clkout's output…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    DS90UB941AS-Q1: LVDS display configuration 0 Locked

    1055 views
    11 replies
    Latest over 3 years ago
    by Casey McCrea
  • Suggested Answer

    DS90UB948-Q1: HOW to enable HV mode in 941 and 948 0 Locked

    215 views
    1 reply
    Latest over 3 years ago
    by William Yi
  • Suggested Answer

    TIC12400-Q1: The switch status of the 12400 chip collection cannot change with it 0 Locked

    290 views
    3 replies
    Latest over 3 years ago
    by Jonathan Nerger
  • Answered

    TCAN337: TCAN337 IC Failure and burned out 0 Locked

    1453 views
    11 replies
    Latest over 3 years ago
    by Jit B
  • Answered

    DS90UB964-Q1: Confirm whether it is damaged 0 Locked

    184 views
    3 replies
    Latest over 3 years ago
    by HY yang
  • Answered

    TCAN1042V-Q1: TCAN1042V-Q1 0 Locked

    403 views
    7 replies
    Latest over 3 years ago
    by jieming guo
  • Answered

    DS90UH948-Q1: How does ds90uh948-q1 compatible with ds90ub948-q1? 0 Locked

    271 views
    4 replies
    Latest over 3 years ago
    by Masaaki Sato
  • Not Answered

    DP83848Q-Q1: LINK activity feedback in SW 0 Locked

    167 views
    1 reply
    Latest over 3 years ago
    by David Creger
  • Suggested Answer

    DS16F95: Lead Finish and Outgassing 0 Locked

    270 views
    2 replies
    Latest over 3 years ago
    by Parker Dodson
  • Suggested Answer

    AM26LS32ACDBR - Meaning behind the 'B' 0 Locked

    286 views
    5 replies
    Latest over 3 years ago
    by Parker Dodson
  • Answered

    DS90LV804: How to use DS90LV804 for FPGA loopback 0 Locked

    635 views
    1 reply
    Latest over 3 years ago
    by Malik Barton57
  • Not Answered

    SN65DSI86: [MIPI Bridge]The display is abnormal when the screen is on 0 Locked

    386 views
    6 replies
    Latest over 3 years ago
    by Zach Dryer
  • Suggested Answer

    SN65DSI86-Q1: Does sn65dsi86 support active opening or closing of dp signal output, or actively monitor the output state of dp? 0 Locked

    196 views
    2 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Answered

    SN75DP130: After training, Link bandwidth will change to 1.62G/ 2 lanes 0 Locked

    306 views
    4 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Suggested Answer

    DS90UB935-Q1: Can 935 support CSI input? 0 Locked

    179 views
    1 reply
    Latest over 3 years ago
    by Logan Cummins
  • Not Answered

    DS90UB941AS-Q1: Problems with Bringup Step ext. clk. ext. timing. 0 Locked

    180 views
    1 reply
    Latest over 3 years ago
    by Ben Dattilo
  • Not Answered

    ACC and AEC solution 0 Locked

    566 views
    1 reply
    Latest over 3 years ago
    by Rodrigo Natal
  • Answered

    TCAN1044AV-Q1: How to connect the VIO pin 0 Locked

    290 views
    2 replies
    Latest over 3 years ago
    by Danny Bacic
  • Suggested Answer

    DS90UB954-Q1: DS90UB954-Q1 0 Locked

    199 views
    1 reply
    Latest over 3 years ago
    by Darrah Merillat
  • Suggested Answer

    ESD2CAN24-Q1: can ESD2CAN24 work with flexray? 0 Locked

    222 views
    1 reply
    Latest over 3 years ago
    by Matt Smith
<>